SSD Parameter Retention via SRAM Buffer
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The existing solid state drive (SSD) systems using NAND flash memory face challenges with prolonged startup times due to the time required to read operation parameters from memory cells, leading to increased overall SSD startup times and inefficient power saving modes, as well as accelerated memory cell exhaustion from frequent parameter access.
Innovation Solution
Implementing a memory system where operation parameters are stored in a volatile SRAM during power saving modes and transferred back to the parameter register upon returning to normal mode, reducing the need to access memory cells for parameter retrieval and minimizing memory cell exhaustion.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If operation parameters are stored in NAND flash memory cells, then the memory system can retain parameter information, but the startup time increases due to the time required to read parameters from memory cells
Solution Approach 1:
The patent introduces a parameter retention buffer (SRAM or DRAM) as an intermediary between the NAND flash memory and the parameter register. This buffer temporarily stores operation parameters during power saving modes, eliminating the need to read parameters from NAND flash memory upon startup, thereby significantly reducing startup time while maintaining parameter retention capability
Solution Approach 2:
The system performs preliminary action by storing parameters in the parameter retention buffer before entering power saving mode. This advance preparation ensures that parameters are already available in fast memory when normal operation resumes, eliminating read delays and reducing startup time without compromising parameter retention
2Reliability
If operation parameters are frequently accessed from memory cells during power saving modes, then the system can maintain parameter availability, but memory cell exhaustion is accelerated
Solution Approach 1:
The parameter retention buffer serves as a mediator that holds parameter copies during power saving modes. This eliminates repeated reads from NAND flash memory cells, significantly reducing wear and extending memory cell lifespan while ensuring parameter availability during operation
Solution Approach 2:
Parameters are preliminarily copied to the parameter retention buffer before power saving mode activates. This advance copying ensures parameter availability during power saving modes without requiring frequent accesses to memory cells, thereby extending their operational lifespan
Data Source
AI summary
According to one embodiment, a memory system includes a first memory, a second memory, and a control unit. The first memory includes a volatile first register retaining a first operation parameter. The control unit performs a first operation of retaining the first operation parameter in the second memory. Then, the control unit turns OFF the first memory while retaining the first operation parameter in the second memory when an operation mode is switched from a first mode to a power saving second mode. Then, the control unit performs a second operation of turning on the first memory, and transferring the first operation parameter retained in the second memory to the first register when the operation mode is switched from the second mode to the first mode.