Stacked ESD Clamps With Variable Base-Collector Spacing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing ESD clamps in semiconductor devices face significant variation in trigger voltage due to base-collector spacing dimension variations across wafers and IC dies, leading to inconsistent performance and manufacturing yield issues, especially when cascaded for higher voltage applications.
Innovation Solution
The implementation of ESD clamps with transistors having base-collector spacing dimensions chosen from specific zones (Z1, Z2, Z3) to achieve consistent trigger voltages, using a combination of transistors with different spacing dimensions in stacks to minimize sensitivity to spacing variations, and incorporating bidirectional ESD functions.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If base-collector spacing dimension is varied across wafers and IC dies, then manufacturing flexibility is improved, but trigger voltage consistency deteriorates
Solution Approach 1:
The patent divides the ESD clamp into multiple transistors with different base-collector spacing dimensions (D1, D2, D3) arranged in stacks. Each transistor segment has a specific spacing dimension that contributes to the overall trigger voltage. By segmenting the ESD function across multiple transistors with controlled spacing variations, the patent achieves both manufacturing flexibility (different spacing zones) and trigger voltage consistency (controlled contribution of each segment).
Solution Approach 2:
The patent applies different base-collector spacing dimensions to different transistors within the ESD clamp structure. Specifically, transistors are assigned to different zones (Z1, Z2, Z3) with characteristic spacing ranges. This local differentiation allows each transistor to contribute differently to the overall trigger voltage, enabling the system to accommodate manufacturing variations while maintaining consistent overall performance through the combined effect of locally optimized components.
2Device complexity
If single transistor ESD clamp is used, then device complexity is reduced, but trigger voltage range is limited
Solution Approach 1:
The patent combines multiple transistors with different base-collector spacing dimensions into a stacked configuration to form the ESD clamp. By merging these transistors in series, the overall trigger voltage becomes the sum of individual transistor trigger voltages. This combining approach extends the achievable trigger voltage range while maintaining a relatively simple stacked structure that can be integrated into standard CMOS processes.
Solution Approach 2:
The patent creates a universal ESD clamp structure that can achieve multiple trigger voltage values by varying the composition of transistors from different spacing zones. The same basic stacked transistor architecture can be configured to provide different trigger voltages by selecting different combinations of transistors from zones Z1, Z2, and Z3, making the structure multi-functional across a wide voltage range without requiring fundamentally different designs.
3Reliability
If transistors with different spacing dimensions are stacked, then sensitivity to spacing variations is reduced, but manufacturing process complexity increases
Solution Approach 1:
The patent changes the base-collector spacing dimension parameter across different transistors in the stack, assigning them to different zones (Z1, Z2, Z3) with characteristic spacing ranges. This parameter variation is deliberately designed to reduce the overall sensitivity to manufacturing variations. The different spacing dimensions provide diverse responses to process variations, and when combined in stack, these variations tend to average out, reducing overall sensitivity while remaining compatible with standard CMOS manufacturing processes.
Data Source
AI summary
Methods are provided for producing stacked electrostatic discharge (ESD) clamps. In one embodiment, the method includes providing a semiconductor substrate in which first and second serially-coupled transistors are formed. The first transistor includes a first well region having a first lateral edge partially forming the first transistor's base. The second transistor including a second well region having a second lateral edge partially forming the second transistor's base. Third and fourth well regions are formed in the first and second transistors, respectively, and extend a different distance into the substrate than do the well regions of the first and second transistors. The third well region has a third lateral edge separated from the first lateral edge by a first spacing dimension D1. The fourth well region has a fourth lateral edge separated from the second lateral edge by a second spacing dimension D2, which is different than D1.