Stacked Memory Channel Activation for Bandwidth and Synchronization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing stack memory systems face challenges in efficiently managing connectivity and synchronization between multiple memory devices and a computing device, leading to suboptimal data transmission and error detection.

Innovation Solution

A memory system with a computing device and multiple memory devices connected via control and memory physical channels, utilizing through silicon vias (TSVs) for high-speed data transfer, and a selector to manage channel activation based on selection signals, along with error detection and synchronization mechanisms.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If multiple memory physical channels are connected to control physical channels in a stack memory system, then data transmission bandwidth is improved, but connectivity management complexity and synchronization difficulty increase

Engineering Contradiction:
Improvedata transmission bandwidthVSAvoidconnectivity management complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The system segments the connectivity management by introducing a base chip that divides and manages multiple memory physical channels independently. Each memory channel can be controlled and activated separately through the base chip, reducing the overall management complexity while maintaining high bandwidth through parallel channel operation.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The base chip acts as an intermediary between the computing device and multiple memory devices. It manages the connectivity and synchronization between control physical channels and memory physical channels, simplifying the interface and reducing complexity for the computing device while enabling high-speed data transmission through coordinated channel management.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Productivity

If memory physical channels are activated based on connection status, then data transmission efficiency is improved, but channel synchronization and error detection complexity increase

Engineering Contradiction:
Improvedata transmission efficiencyVSAvoidchannel synchronization difficulty
Core Design Contradiction:
ProductivityVSDifficulty of detecting and measuring

Solution Approach 1:

The system implements feedback mechanisms where the base chip monitors the activation status and connection state of each memory physical channel. Based on this feedback, it dynamically adjusts channel activation and synchronization, ensuring efficient data transmission while maintaining proper coordination and error detection across all channels.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The base chip performs preliminary actions by pre-configuring and pre-synchronizing memory physical channels before data transmission begins. It establishes the connection status and activation state in advance, which simplifies the synchronization process and enables efficient data transmission without complex real-time coordination.

Inventive Principle:
Principle #10Preliminary action

3Speed

If through silicon vias (TSVs) are used for connecting memory chips, then data transmission speed is improved, but manufacturing precision requirements and connection reliability challenges increase

Engineering Contradiction:
Improvedata transmission speedVSAvoidTSV alignment precision
Core Design Contradiction:
SpeedVSManufacturing precision

Solution Approach 1:

The base chip serves as an intermediary layer that absorbs and compensates for TSV alignment variations. It provides a robust interface that masks the manufacturing precision challenges of TSV connections, enabling high-speed data transmission through carefully engineered connection management and signal routing that tolerates typical TSV fabrication variations.

Inventive Principle:
Principle #24Intermediary (Mediator)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

Enhances data transmission efficiency and error detection across multiple memory devices, optimizing system performance and reducing errors in data transfer.

Implementation Method 1

connected by through silicon vias (TSVs)

Methodology Applied
Scientific EffectElectrical Conduction: Conduction (electrical)

Data Source

PatentUS20260044458A1Memory system including adaptable physical connectivity
Publication Date: 2026.02.12 SK HYNIX INC
  • US20260044458A1 patent drawing
  • US20260044458A1 patent drawing
  • US20260044458A1 patent drawing

AI summary

A memory system includes a computing device including one or more control physical channels and a memory device including a plurality of memory physical channels. A memory physical channel, among the plurality of memory physical channels, that is connected to a first control physical channel among the one or more control physical channels is activated.