3D Stacked Memory Interfaces for High-Throughput Die Access
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory systems face challenges in achieving high throughput and storage density due to limitations in memory die interconnections and access circuitry configuration.
Innovation Solution
A 3D stacked memory system architecture is implemented with distributed memory access circuitry across multiple semiconductor dies, utilizing fusion of conductive contacts for enhanced interconnections and including logic and interface blocks to facilitate efficient access operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If memory systems use traditional interconnection methods, then device complexity is reduced, but throughput and storage density cannot be enhanced
Solution Approach 1:
The patent transitions from traditional planar (2D) memory architecture to a three-dimensional (3D) stacked architecture. Multiple memory dies are vertically stacked and interconnected through through-silicon vias (TSVs), enabling high-density storage and high throughput without proportionally increasing interconnection complexity. This dimensional change allows parallel access to multiple memory layers simultaneously.
2Quantity of substance
If memory systems use distributed access circuitry across multiple dies, then storage density is enhanced, but device complexity increases
Solution Approach 1:
The memory system is divided into multiple independent memory dies, each containing its own access circuitry (row decoders, column decoders, sense amplifiers). This segmentation allows each die to be accessed independently through dedicated interfaces, reducing the complexity burden on any single die while achieving high overall storage density through vertical stacking.
Solution Approach 2:
The access circuitry design incorporates universal interface blocks that can handle multiple functions: data input, data output, command reception, and address decoding. These multi-functional interface blocks reduce the overall complexity by eliminating the need for separate dedicated circuitry for each function across multiple dies.
3Productivity
If memory systems implement 3D stacked architecture with distributed circuitry, then storage density and throughput are enhanced, but access operation complexity increases
Solution Approach 1:
The patent introduces intermediary interface blocks and control logic that mediate between the host system and the distributed memory dies. These intermediaries translate high-level memory access requests into die-specific control signals, managing the complexity of coordinating access across multiple stacked dies while presenting a simplified interface to external systems.
Data Source
AI summary
Methods, systems, and devices for interface techniques for stacked memory architectures are described. A semiconductor system, such as a memory system, may distribute memory access circuitry among multiple semiconductor dies of a stack. A first die of the system may include logic circuitry operable to configure a set of multiple first interface blocks of the first die. Each first interface block may include circuitry operable to communicate with one or more second interface blocks of one or more second dies of the system to access a respective set of one or more memory arrays of the one or more second dies. In some examples, the system may include a respective controller for each first interface block to support access operations via the first interface block. The system may also include non-volatile storage, one or more sensors, or a combination thereof to support various operations of the system.