Stacked Memory Device Control with Redundant Secondary Chip

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In stacked memory devices, data is at risk of being lost due to failures in the primary control chip, which can occur due to component failures, software errors, or other reasons, leading to inaccessible or corrupted data.

Innovation Solution

A system with a stacked memory device configuration that includes a primary control chip, a secondary control chip, and multiple memory chips, where the memory controller identifies errors in the primary control chip and enables the secondary control chip to take over, allowing data retrieval through a serial interface and parallel-to-serial conversion, ensuring data access even if the primary control chip fails.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a primary control chip is used to control memory chips, then the memory device can operate normally with a simplified control structure, but the system becomes vulnerable to data loss when the primary control chip fails

Engineering Contradiction:
Improvedata integrityVSAvoidcontrol chip structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

A secondary control chip is pre-configured in the stacked memory device, ready to take over control functions if the primary control chip fails. This preliminary preparation ensures that data retrieval capabilities are already in place before any failure occurs, eliminating the need for complex post-failure reconfiguration and maintaining system reliability without excessive complexity

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The secondary control chip serves as a functional copy or backup of the primary control chip, capable of performing the same control operations. This copying approach provides redundancy for data protection while keeping the overall control structure relatively simple, as the secondary chip mirrors the primary chip's functionality rather than requiring entirely different architectural approaches

Inventive Principle:
Principle #26Copying

2Reliability

If control functionality is duplicated in a secondary control chip, then data can be retrieved after primary control chip failure, but the device complexity and manufacturing cost increase

Engineering Contradiction:
Improvedata accessibilityVSAvoidstacked memory device fabrication
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The control functionality is segmented into two separate control chips (primary and secondary) rather than attempting to build redundancy into a single chip. This segmentation allows each chip to be manufactured using standard processes, with the secondary chip serving as a dedicated backup. The segmentation approach simplifies manufacturing compared to creating a single highly complex redundant system, as each control chip can be produced independently using established fabrication techniques

Inventive Principle:
Principle #1Segmentation

3Reliability

If a secondary control chip is added to the stack, then data can be accessed through alternative paths, but the manufacturing complexity of the stacked device increases

Engineering Contradiction:
Improvedata retrieval capabilityVSAvoidchip stacking alignment
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

The secondary control chip is designed with universal functionality to interface with the memory chips using the same protocols and connection methods as the primary control chip. This multi-functionality approach ensures that the same manufacturing processes, connection techniques, and alignment procedures can be used for both control chips, thereby maintaining manufacturing precision without requiring entirely new fabrication methodologies for the redundant component

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS9400602B2Stacked memory device control
Publication Date: 2016.07.26 MARVELL ASIA PTE LTD
  • US9400602B2 patent drawing
  • US9400602B2 patent drawing
  • US9400602B2 patent drawing

AI summary

A system for memory device control may include a stacked memory device and a memory controller. The stacked memory device may include a stack of chips connected to a package substrate by electrical interconnects. The stack may include a plurality of memory chips, a primary control chip, and a secondary control chip. The primary and secondary control chips may be electrically connected to the plurality of memory chips by an internal data bus. The primary control chip may have logic to provide an interface between the internal data bus and a first external data bus. The secondary control chip may have logic to provide an interface between the internal data bus and a second external data bus.