Stacked Semiconductor Memory Devices via Through-Silicon Vias
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The increasing demand for higher data storage density in smaller consumer electronic devices poses a challenge for traditional nonvolatile memory (NVM) packaging solutions, which require innovative configurations to enhance storage capacity without increasing device size.
Innovation Solution
The development of stacked semiconductor memory devices, featuring a package substrate with a memory controller in a flip-chip configuration and NVM dies arranged in a stack, connected via vias, metallic traces, and conductive epoxy traces, allowing for direct electrical coupling and increased storage density.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If traditional NVM packaging solutions are used, then device size can be maintained, but data storage density increases are limited
Solution Approach 1:
The patent transitions from traditional planar packaging to a three-dimensional stacked architecture where multiple NVM dies are vertically arranged and interconnected through through-silicon vias (TSVs). This vertical stacking enables data storage density to scale by adding layers in the vertical dimension rather than expanding the device footprint horizontally, directly resolving the contradiction between increasing storage capacity and maintaining compact device size
2Quantity of substance
If multiple NVM dies are stacked to increase storage density, then data storage capacity improves, but device complexity increases
Solution Approach 1:
The patent integrates multiple functional components into a unified stacked structure: NVM dies are vertically stacked with through-silicon vias for inter-layer electrical connection, memory controllers are incorporated on the same substrate, and discrete electronic components are embedded within the package. This merging of storage, control, and supporting functions into a single integrated stack increases storage density while managing overall device complexity through consolidation rather than separate discrete components
Solution Approach 2:
The patent divides the memory system into separate functional segments: multiple NVM dies for storage, memory controllers for management, and discrete electronic components for supporting functions. Each segment is independently optimized and then integrated through standardized interconnection structures (TSVs and bonding interfaces), allowing complex functionality to be achieved through modular segmentation that simplifies manufacturing and testing
3Speed
If memory controller is integrated with NVM dies, then communication efficiency improves, but manufacturing precision requirements increase
Solution Approach 1:
The patent introduces through-silicon vias (TSVs) as intermediary structures that provide vertical electrical interconnection between stacked NVM dies and memory controllers. These TSVs act as mediators that enable high-speed communication across multiple layers while isolating the bonding and alignment processes to standardized via structures, thereby maintaining communication efficiency without proportionally increasing manufacturing precision requirements across the entire device
Data Source
AI summary
Systems and methods are provided for stacked semiconductor memory devices. The stacked semiconductor memory devices can include a nonvolatile memory controller, a number of nonvolatile memory dies arranged in a stacked configuration, and a package substrate. The memory controller and the memory dies can be coupled to each other with vias that extend through the package substrate. A vertical interconnect process may be used to electrically connect the nonvolatile memory dies to each other, as well as other system components. The memory controller may be flip-chip bonded to external circuitry, such as another semiconductor device or a printed circuit board.