Stacked Pixel Wire and Trench Layout for Fine-Pitch Imaging

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In imaging devices with a three-dimensional structure, stacking three layers of semiconductor chips can lead to increased chip size and hinder miniaturization of the area per pixel due to electrical connections between the substrates. Additionally, the connection via for the floating diffusion in fine pixels occupies a significant area, reducing the effective pixel circuit region.

Innovation Solution

The imaging device employs a configuration where a first substrate with a pixel having a photodiode and a floating diffusion is stacked with a second substrate containing a pixel circuit that reads the pixel signal. A wire penetrates both substrates to electrically connect the floating diffusion to an amplification transistor in the pixel circuit, and a trench is formed in the second substrate parallel to the wire, matching or exceeding the thickness of the semiconductor layer.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If three layers of semiconductor chips are stacked to increase pixel density, then the pixel density is improved, but the chip size increases and miniaturization is hindered

Engineering Contradiction:
Improvepixel densityVSAvoidchip size
Core Design Contradiction:
Quantity of substanceVSArea of stationary object

Solution Approach 1:

The patent transitions from planar pixel arrangement to three-dimensional stacking, arranging photodiodes, floating diffusions, and pixel circuits across multiple layers (first substrate, second substrate, third substrate) in the vertical direction. This dimensional change enables increased pixel density without expanding chip area, as pixels are distributed through the thickness of the device rather than only across the surface.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The patent implements nested positioning where components are vertically aligned across multiple substrates. Specifically, the photodiode in the first substrate, floating diffusion in the second substrate, and pixel circuit in the third substrate are positioned to overlap or align vertically, creating a compact nested structure that maximizes space utilization and maintains small chip footprint while achieving high pixel density.

Inventive Principle:
Principle #7Nested doll (Nesting)

2Reliability

If connection via is used to connect floating diffusion to pixel circuit in fine pixels, then electrical connection is achieved, but the connection via occupies about 45% of the region area, reducing effective pixel circuit region

Engineering Contradiction:
Improveelectrical connectionVSAvoideffective pixel circuit region
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

The patent moves the electrical connection from a planar via structure to a three-dimensional wire structure that extends vertically through the substrates. The wire penetrates the first and second substrates to connect the floating diffusion to the pixel circuit, distributing the connection path through the thickness of the device rather than confining it to the surface plane, thereby reducing the area occupied in the pixel region.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The patent introduces a wire as an intermediary element that spans multiple substrates to establish electrical connection. Instead of using a via that occupies significant area within the pixel region, the wire acts as a mediator that connects components across layers with minimal intrusion into the effective pixel circuit area, as it can be routed through interlayer insulating films and bonding interfaces.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Reliability

If wire penetrates both substrates to connect floating diffusion to amplification transistor, then charge-voltage conversion efficiency is improved by reducing parasitic capacitance, but manufacturing complexity increases

Engineering Contradiction:
Improvecharge-voltage conversion efficiencyVSAvoidmanufacturing complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent divides the device into three separate substrates (first substrate with photodiode, second substrate with floating diffusion, third substrate with pixel circuit) connected by wires penetrating through them. This segmentation allows the wire to be formed in stages during manufacturing, reducing the complexity of forming long penetrating wires compared to creating single continuous connections through all layers at once. Each substrate can be processed and wired separately before final assembly.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent enables preliminary formation of wires and connections in each substrate before final assembly. The wires can be formed in interlayer insulating films of individual substrates prior to bonding, allowing pre-configuration of electrical connections. This preliminary action simplifies the overall manufacturing process by breaking down the complex task of creating through-substrate connections into manageable steps that can be performed on each substrate independently.

Inventive Principle:
Principle #10Preliminary action

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This configuration reduces parasitic capacitance of the wire, thereby improving the charge-voltage conversion efficiency and allowing for miniaturization without increasing chip size or reducing pixel area efficiency.

Implementation Method 1

a pixel having a photodiode and a floating diffusion that holds a charge converted by the photodiode

Methodology Applied
Scientific EffectPhotoelectric effect: Photoelectric Effect

Data Source

PatentUS20250072151A1Imaging device
Publication Date: 2025.02.27 SONY SEMICON SOLUTIONS CORP
  • US20250072151A1 patent drawing
  • US20250072151A1 patent drawing
  • US20250072151A1 patent drawing

AI summary

An imaging device of an embodiment has a first substrate, a second substrate, a wire, and a trench. The first substrate has a pixel having a photodiode and a floating diffusion that holds a charge converted by the photodiode. The second substrate has a pixel circuit that reads a pixel signal based on the charge held in the floating diffusion in the pixel, and is stacked on the first substrate. The wire penetrates the first substrate and the second substrate in a stacking direction, and electrically connects the floating diffusion in the first substrate to an amplification transistor in the pixel circuit of the second substrate. The trench is formed at least in the second substrate, runs in parallel with the wire, and has a depth equal to or greater than the thickness of a semiconductor layer in the second substrate.