Stacked Receiver Sampling for Common-Mode Voltage Stability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing communication systems face challenges in efficiently managing and stabilizing common-mode voltages across multiple receiver and transmitter circuits, leading to inefficiencies and potential conflicts in power supply and signal processing.

Innovation Solution

The implementation of stacked receiver and sampler circuits, where each circuit is independently calibrated to different common-mode voltages, with phased clocking schemes to prevent conflicts and optimize power supply usage, allowing current from one circuit to power another, and using feedback loops to stabilize voltages.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If multiple receiver circuits share a common power supply, then power supply simplicity is improved, but voltage stability and signal processing quality deteriorate due to conflicts and interference

Engineering Contradiction:
Improvepower supply structureVSAvoidvoltage stability
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The power supply system is segmented into multiple independent power supply circuits, each dedicated to a specific receiver circuit. This segmentation allows each receiver to have its own stable voltage source, eliminating the interference and conflicts that occur when multiple receivers share a common power supply, thus resolving the contradiction between power supply simplicity and voltage stability.

Inventive Principle:
Principle #1Segmentation

2Productivity

If stacked receiver circuits operate simultaneously, then processing capacity is improved, but power supply conflicts and signal interference worsen

Engineering Contradiction:
Improvesignal processing capacityVSAvoidpower supply conflicts and interference
Core Design Contradiction:
ProductivityVSObject-generated harmful factors

Solution Approach 1:

The stacked receiver circuits operate in periodic, non-overlapping time slots rather than simultaneously. Each receiver is activated at different times, allowing the system to maintain high processing capacity while avoiding power supply conflicts and signal interference that would occur with simultaneous operation.

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

The system performs preliminary calibration of common-mode voltages for each stacked receiver before operation. This preliminary action ensures that each receiver is properly configured for its specific operating conditions, preventing signal interference and power supply conflicts during actual signal processing.

Inventive Principle:
Principle #10Preliminary action

3Ease of operation

If common-mode voltages are calibrated centrally, then system coordination is improved, but calibration precision and adaptability to individual circuits deteriorate

Engineering Contradiction:
Improvesystem coordinationVSAvoidcommon-mode voltage calibration precision
Core Design Contradiction:
Ease of operationVSMeasurement precision

Solution Approach 1:

Each stacked receiver circuit has its own independent calibration mechanism that adjusts common-mode voltages locally according to its specific requirements. This local quality approach allows each receiver to achieve precise calibration tailored to its individual operating conditions, while the overall system maintains coordination through the structured stacked architecture.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS8933729B1Stacked receivers
Publication Date: 2015.01.13 RAMBUS INC
  • US8933729B1 patent drawing
  • US8933729B1 patent drawing
  • US8933729B1 patent drawing

AI summary

Differential receivers are “stacked” and independently calibrated to different common-mode voltages. The different common-mode voltages may correspond to the common-mode voltages of stacked transmission circuits. Multiple stacks of samplers are connected to the same channels. The clocking of each stack of sampler circuits is phased (timed) such that the samplers in a given stack are not resolving at the same time. Samplers in a different stack and receiving a different common-mode voltage resolve at the same time.