Stacked RF Switch Amplifier Architecture for Lower Loss and Footprint
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional telecommunications circuitry is inefficient due to separate components for power amplification and mode switching, leading to large and lossy power amplifiers and high loss in mode switches, with each transistor sized to handle maximum power, resulting in increased complexity and footprint.
Innovation Solution
Hybrid circuitry that combines mode switching and amplification functions, using a stacked FET arrangement where FET devices can operate as both amplification elements and switch elements, reducing active area and losses by allowing a smaller preamplifier to handle some amplification tasks.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If separate components are used for power amplification and mode switching, then each component can be optimized for its specific function, but the overall circuit footprint and complexity increase
Solution Approach 1:
The patent combines the power amplifier and mode switch into a single integrated circuit block, where the same transistor array performs both amplification and switching functions. This merging eliminates the need for separate discrete components, reducing overall circuit footprint while maintaining functional optimization through unified design.
Solution Approach 2:
The transistor array is designed to serve multiple functions: it acts as a power amplifier during transmission and as a mode switch for signal routing. This multi-functionality allows a single component to replace what would traditionally require separate dedicated components, reducing complexity and area.
2Power
If transistors are sized to handle maximum power in conventional power amplifiers, then power handling capability is ensured, but the active area and losses increase
Solution Approach 1:
The patent employs dynamic biasing and control mechanisms that allow transistors to operate at optimal sizes for each specific function. When switching, transistors are fully enhanced; when amplifying, bias conditions are adjusted to maintain power handling with smaller effective area. This dynamic operation reduces the required transistor size compared to static design for maximum power.
Solution Approach 2:
The invention changes operating parameters (bias voltages, control signals) to optimize transistor performance for different functions. By adjusting parameters, the same transistor can handle maximum power when needed while requiring smaller active area during normal operation, reducing overall area and losses.
3Ease of manufacture
If discrete circuits perform discrete duties separately, then each circuit can be optimized independently, but overall efficiency decreases due to multiple signal paths and connections
Solution Approach 1:
By merging the amplifier and switch into a single integrated block with shared transistors and common signal paths, the patent eliminates multiple discrete connections and intermediate stages. This reduces signal loss while maintaining the ability to independently optimize different functional aspects through separate control mechanisms.
Data Source
AI summary
Combination circuitry includes a relatively small preamplifier and includes hybrid circuitry. The hybrid circuitry is configured to perform mode switching while also performing some amplification, thus allowing the relatively small preamplifier to be smaller than a conventional power amplifier. In one embodiment, the hybrid circuitry includes first series portion configured to amplify when ON, a first shunt portion, a second series portion configured to amplify when ON, and a second shunt portion. The first series portion may include: a first transistor; a first variable impedance in communication with a gate of the first transistor, wherein the first variable impedance is configured to receive a first transistor control signal; a second transistor in series with the first transistor; and a second variable impedance in communication with a gate of the second transistor, wherein second variable impedance is configured to receive a second transistor control signal.