Stage-Reduced Gate Driver On Array Circuit for Narrow Bezel Displays
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current gate driver on array (GOA) circuits are inefficient in high-resolution displays, leading to excessive length and poor spatial distribution, making it difficult to achieve a narrow bezel design due to the increasing number of stages required for higher resolutions like 4K and 8K.
Innovation Solution
A stage-number reduced GOA circuit is implemented using thin film transistors (TFTs) as branching devices to split the gate signal into multiple sub-output ends, reducing the number of stages and optimizing the area usage, allowing for a narrower bezel design.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If the resolution of display screens is increased to 4K or 8K, then the display quality is improved, but the number of gate stages increases exponentially, causing the GOA circuit length to become too long
Solution Approach 1:
The gate driver circuit is divided into multiple independent sub-circuits, each responsible for driving a specific subset of pixel columns. This segmentation allows each sub-circuit to be shorter in length while collectively covering the entire high-resolution display, thus resolving the contradiction between high resolution and circuit length
Solution Approach 2:
The patent introduces a new dimension by adding branching devices that create multiple output paths from a single stage. This transforms the traditional linear one-dimensional signal transmission into a multi-dimensional structure where one gate stage can serve multiple column groups simultaneously, effectively reducing the circuit length required for high-resolution displays
2Area of stationary object
If the number of gate stages is increased to support higher resolutions, then the display coverage is improved, but the occupied area of the panel becomes unreasonable and spatial distribution deteriorates
Solution Approach 1:
The display panel is divided into multiple column groups, each driven by a dedicated sub-circuit. This segmentation enables reasonable spatial distribution by localizing the function of each GOA sub-circuit to specific regions, avoiding the need for a single long circuit that would create unreasonable spatial distribution
Solution Approach 2:
Each GOA sub-circuit is designed to be a universal module that can drive multiple column groups through branching devices. This multi-functionality allows the same circuit structure to serve multiple purposes, improving spatial utilization and reducing overall circuit complexity while maintaining comprehensive panel coverage
3Power
If each stage of gate signal requires an individual stage of GOA circuit for output, then the signal driving capability is improved, but the entire occupation of circuit becomes too long
Solution Approach 1:
Multiple column group driving functions are merged into a single GOA sub-circuit through the use of branching devices. This merging allows one stage to provide signal driving capability to multiple columns simultaneously, reducing the total number of stages needed and thus decreasing the overall circuit occupation length
Solution Approach 2:
Branching devices are introduced as intermediary elements between the gate signal input and multiple column groups. These intermediaries enable a single stage to distribute signals to multiple destinations while maintaining proper signal levels and timing, thus preserving driving capability while reducing circuit length
Data Source
AI summary
The present disclosure provides a stage-number reduced gate driver on array (GOA) circuit and a display device. The circuit includes one or more stages of GOA sub-circuits. Each stage of GOA sub-circuits includes a gate signal input end, an original output end, one or more sub-output ends, and one or more branching devices respectively corresponding to the one or more sub-output ends. The gate signal input end and the original output end are respectively connected to a branching node. One end of the one or more branching devices is respectively connected to the branching node. Another end of the one or more branching devices is connected to the corresponding one or more sub-output ends. The present disclosure can solve the problem of excessive length of the GOA circuit in high-resolution model which is not conducive to a narrow bezel design.