Staged Oscillator Coupling for Low-Latency Neural Computing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional approaches to building neural computing structures with multiple oscillators are limited by the difficulty of coupling individually controlled oscillators, leading to high power consumption and excessive latency due to long interconnects, which restrict the number of oscillators that can be effectively coupled.

Innovation Solution

The staged oscillator circuitry includes a first and second oscillator set coupled through an averaging structure, with intra-stage and inter-stage interconnects, enabling many thousands of oscillators to be coupled while maintaining lower latency and power consumption that scales linearly with the number of oscillators.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If conventional approaches are used to couple individually controlled oscillators, then the number of oscillators that can be coupled is limited, but power consumption increases and latency increases due to long interconnects

Engineering Contradiction:
Improvenumber of oscillators coupledVSAvoidpower consumption
Core Design Contradiction:
Quantity of substanceVSUse of energy by moving object

Solution Approach 1:

The oscillator network is divided into multiple stages, where each stage contains a subset of oscillators. This segmentation allows for localized coupling within stages and hierarchical interconnection between stages, reducing the need for long interconnects across the entire network and thereby reducing power consumption while enabling coupling of many thousands of oscillators.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces a hierarchical structure with intra-stage and inter-stage interconnects, effectively adding a dimensional layer to the oscillator coupling architecture. This multi-dimensional organization allows oscillators to be coupled in a structured manner that scales efficiently, reducing both power consumption and latency compared to flat conventional approaches.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Quantity of substance

If conventional approaches are used to couple individually controlled oscillators, then the number of oscillators that can be coupled is limited, but latency increases due to long interconnects

Engineering Contradiction:
Improvenumber of oscillators coupledVSAvoidlatency
Core Design Contradiction:
Quantity of substanceVSLoss of time

Solution Approach 1:

By segmenting the oscillator network into stages with localized interconnects, the physical distance signals must travel is reduced. Intra-stage interconnects handle local oscillator coupling with minimal latency, while inter-stage interconnects provide hierarchical routing that scales to thousands of oscillators without proportionally increasing latency.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The hierarchical interconnection architecture adds a temporal dimension to signal propagation, organizing oscillator coupling in a structured sequence through multiple stages. This dimensional organization enables efficient signal routing that scales to large numbers of oscillators while maintaining acceptable latency through parallel processing paths.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

3Quantity of substance

If many oscillators are coupled using conventional approaches, then power consumption increases, but the difficulty of coupling individually controlled oscillators increases

Engineering Contradiction:
Improvenumber of oscillators coupledVSAvoiddifficulty of coupling oscillators
Core Design Contradiction:
Quantity of substanceVSDevice complexity

Solution Approach 1:

The coupling difficulty is reduced by segmenting the oscillator network into manageable stages. Each stage handles a subset of oscillators with localized interconnects, making the coupling problem tractable. The hierarchical structure provides clear routing rules for intra-stage and inter-stage connections, systematically reducing the overall coupling complexity even as the total number of oscillators increases to thousands.

Inventive Principle:
Principle #1Segmentation

4Quantity of substance

If long interconnects are used to couple oscillators, then power consumption increases, but the number of oscillators that can be coupled is limited

Engineering Contradiction:
Improvenumber of oscillators coupledVSAvoidpower consumption of interconnects
Core Design Contradiction:
Quantity of substanceVSUse of energy by stationary object

Solution Approach 1:

The interconnect structure is segmented into intra-stage and inter-stage components. Intra-stage interconnects are short and handle local oscillator coupling with minimal power consumption. Inter-stage interconnects provide hierarchical routing that enables scaling to thousands of oscillators without requiring long point-to-point connections, thereby reducing overall interconnect power consumption while increasing the number of coupled oscillators.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The hierarchical interconnect architecture introduces a structural dimension that organizes oscillator coupling efficiently. This multi-level interconnection structure reduces the average interconnect length by routing signals through intermediate stages, thereby reducing power consumption while enabling coupling of many thousands of oscillators that would require excessively long interconnects in conventional flat architectures.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS12056596B2Staged oscillators for neural computing
Publication Date: 2024.08.06 INTEL CORP
  • US12056596B2 patent drawing
  • US12056596B2 patent drawing
  • US12056596B2 patent drawing

AI summary

Disclosed herein are staged oscillators for neural computing, as well as related methods and assemblies. In some embodiments, neural computing circuitry may include a first oscillator set, a second oscillator set, and an averaging structure coupled between the first oscillator set and the second oscillator set.