Staggered Bond Pads and I/O Cells for High Density IC Design

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Integrated circuit packages face challenges in reducing die size while maintaining high I/O counts due to fine pitch I/O cell configurations, leading to increased costs and reduced wafer yield, as existing solutions have not effectively addressed the need for smaller die sizes without compromising packaging processes.

Innovation Solution

The integrated circuit package system incorporates I/O cells with recesses and bond pads of varying widths, allowing for horizontal overlap between adjacent bond pads, which reduces die size and increases I/O density without increasing packaging complexity.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If fine pitch I/O cell configurations are used to maintain high I/O counts, then I/O density is improved, but die size reduction is hindered and packaging complexity increases

Engineering Contradiction:
ImproveI/O countVSAvoiddie size
Core Design Contradiction:
Quantity of substanceVSArea of stationary object

Solution Approach 1:

The patent applies asymmetry by offsetting alternating I/O cells from their regular grid positions, creating a staggered pattern where cells are shifted horizontally by a predetermined amount. This asymmetric arrangement increases the vertical spacing between adjacent bond pads while maintaining the same die area, thereby accommodating higher I/O counts without proportionally increasing die size.

Inventive Principle:
Principle #4Asymmetry

Solution Approach 2:

The patent transitions from a two-dimensional grid layout to a three-dimensional staggered configuration by offsetting cells in the horizontal direction. This dimensional change allows bond pads to be arranged with greater vertical separation, improving packaging accessibility and reducing complexity while maintaining high I/O density within the same die footprint.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Quantity of substance

If fine pitch I/O cell configurations are used, then I/O density is improved, but packaging complexity and cost increase

Engineering Contradiction:
ImproveI/O countVSAvoidpackaging complexity
Core Design Contradiction:
Quantity of substanceVSDevice complexity

Solution Approach 1:

By offsetting alternating I/O cells horizontally, the patent creates asymmetric spacing that increases vertical distance between adjacent bond pads. This staggered arrangement simplifies packaging operations by providing greater access space for wire bonding tools, reducing the complexity of routing wires between closely spaced pads, and lowering overall packaging cost despite maintaining high I/O counts.

Inventive Principle:
Principle #4Asymmetry

3Ease of manufacture

If traditional I/O cell arrangements are used, then manufacturing is simpler, but wire crossings increase and bonding efficiency decreases

Engineering Contradiction:
Improvemanufacturing simplicityVSAvoidbonding efficiency
Core Design Contradiction:
Ease of manufactureVSProductivity

Solution Approach 1:

The staggered offset arrangement of alternating I/O cells reduces wire crossings by providing more vertical space for wire routing between adjacent bond pads. This asymmetric configuration allows wire bonding tools to access pads more efficiently with fewer wire overlaps and tangles, thereby improving bonding productivity while maintaining manufacturing feasibility through a systematic cell offset pattern.

Inventive Principle:
Principle #4Asymmetry

Data Source

PatentUS9054084B2Integrated circuit having staggered bond pads and I/O cells
Publication Date: 2015.06.09 STATS CHIPPAC MANAGEMENT PTE LTD
  • US9054084B2 patent drawing
  • US9054084B2 patent drawing
  • US9054084B2 patent drawing

AI summary

Staggered bond ads and I/O cells are arranged on an integrated circuit. The integrated circuit includes at least a first I/O cell having a first bond pad and first opposing set of recesses, a second I/O cell having a second bond sad and second opposing set of recesses, and a third I/O cell having a third bond sad and third opposing set of recesses. Each set of opposing recesses can be arranged in a staggered formation to receive adjacent bond pads, which can also be configured in a staggered formation.