Stale Data Mechanism for Overlapping Write Command Management

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current data storage systems, particularly those using NAND flash memory, face limitations in operational speed and efficiency, leading to a need for faster data storage solutions that can manage overlapping write commands and maintain data integrity.

Innovation Solution

The implementation of a stale data mechanism using a logical-to-physical table with a stale flag to detect and manage overlapping write commands, allowing for write-merge operations and prioritization of commands to ensure data integrity and enhance performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If flash memory is used for data storage, then storage density and power consumption are improved, but operational speed is limited

Engineering Contradiction:
Improvestorage densityVSAvoidoperational speed
Core Design Contradiction:
Quantity of substanceVSSpeed

Solution Approach 1:

The patent segments the storage system into multiple planes, with each plane independently handling read/write operations. This parallel architecture allows multiple operations to occur simultaneously across different planes, effectively increasing operational speed while maintaining the high storage density of flash memory.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent implements a read-ahead mechanism that pre-loads data into a buffer before it is actually requested. By performing this preliminary action, the system reduces wait times for subsequent read operations, thereby improving operational speed without compromising storage capacity.

Inventive Principle:
Principle #10Preliminary action

2Productivity

If multiple write commands are processed in parallel, then productivity is improved, but data integrity may be compromised due to overlapping commands

Engineering Contradiction:
Improvewrite throughputVSAvoiddata integrity
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent employs a feedback mechanism where the system continuously monitors the status of ongoing write operations. When a new write command is received, the system checks whether the target logical address is currently being written to (stale flag). This feedback loop ensures that parallel writes are coordinated properly, preventing data integrity issues while maintaining high write throughput.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The system dynamically adjusts the handling of write commands based on real-time conditions. The stale flag mechanism allows the system to flexibly determine whether to process a write command immediately or wait for existing operations to complete, optimizing both productivity and reliability adaptively.

Inventive Principle:
Principle #15Dynamics

3Reliability

If command overlap detection is implemented, then data integrity is improved, but device complexity increases

Engineering Contradiction:
Improvedata integrityVSAvoidcontrol logic complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent applies the stale flag mechanism specifically to write operations targeting logical addresses, rather than implementing a comprehensive overlap detection system for all operations. This localized approach maintains data integrity for write operations while avoiding the complexity of system-wide command coordination.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The patent extracts the overlap detection functionality into a simple stale flag check that can be performed independently for each write command. This extraction simplifies the control logic by separating the detection mechanism from the overall command processing flow, reducing device complexity while maintaining reliability.

Inventive Principle:
Principle #2Taking out (Extraction)

Data Source

PatentUS9448946B2Data storage system with stale data mechanism and method of operation thereof
Publication Date: 2016.09.20 SANDISK TECHNOLOGIES LLC
  • US9448946B2 patent drawing
  • US9448946B2 patent drawing
  • US9448946B2 patent drawing

AI summary

Systems, methods and/or devices are used to enable a stale data mechanism. In one aspect, the method includes (1) receiving a write command specifying a logical address to which to write, (2) determining whether a stale flag corresponding to the logical address is set, (3) in accordance with a determination that the stale flag is not set, setting the stale flag and releasing the write command to be processed, and (4) in accordance with a determination that the stale flag is set, detecting an overlap, wherein the overlap indicates two or more outstanding write commands are operating on the same memory space.