Standard Cell Boundary Conflict Resolution via Mapping
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing integrated circuit layout generation methods are limited by the need for compatible boundary regions between standard cells, which restricts flexibility in cell placement and routing, leading to increased area and reduced efficiency.
Innovation Solution
A method that allows for the placement of standard cells with incompatible boundary regions adjacent to each other, followed by a mapping step to resolve these conflicts by replacing incompatible boundary regions with alternative ones, thereby reducing the need for filler regions and enhancing routing efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If incompatible boundary regions are placed adjacent to each other in standard cells, then flexibility in cell placement and routing is improved, but boundary conflicts arise that cannot be resolved without filler regions
Solution Approach 1:
The boundary regions of standard cells are segmented into multiple types (first boundary region, second boundary region, third boundary region) with different compatibility characteristics. This segmentation allows the placement tool to identify and handle incompatible boundaries separately, enabling flexible placement while systematically managing boundary conflicts through targeted filler region insertion only where necessary.
Solution Approach 2:
Filler regions are introduced as intermediary elements between incompatible boundary regions of adjacent standard cells. These filler regions act as mediators that resolve boundary conflicts by providing compatible interface regions, allowing cells with incompatible boundaries to be placed adjacent to each other while maintaining design rule compliance.
2Device complexity
If filler regions are inserted between incompatible boundary regions, then boundary conflicts are resolved, but the area of the integrated circuit layout increases
Solution Approach 1:
Instead of uniformly inserting filler regions throughout the layout, the invention applies filler regions only locally at specific positions where boundary conflicts occur between adjacent standard cells. This localized approach minimizes the total area occupied by filler regions while effectively resolving boundary conflicts, thereby reducing the overall circuit layout area compared to blanket filler insertion methods.
3Device complexity
If boundary region compatibility is enforced during cell placement, then boundary conflicts are avoided, but flexibility in cell placement and routing is reduced
Solution Approach 1:
The invention implements a dynamic two-stage approach: first, standard cells are placed with flexible positioning without strict boundary compatibility constraints, allowing maximum placement freedom; second, boundary conflicts are identified and resolved in a subsequent refinement stage by inserting filler regions only where needed. This dynamic process maintains high placement flexibility while ensuring final boundary compatibility.
Solution Approach 2:
The placement of standard cells is performed as a preliminary action before boundary conflict resolution. Cells are initially placed based on functional and routing requirements without considering boundary compatibility, maximizing placement flexibility. The boundary conflict resolution with filler region insertion is then performed as a subsequent preliminary refinement step, ensuring that the main placement flexibility is preserved while conflicts are systematically resolved.
Data Source
AI summary
A method of generating an integrated circuit layout comprises a step of determining a placement of standard cells selected from a standard cell library while permitting boundary conflicts in which incompatible boundary regions of standard cells are placed next to each other. After determining routing connections between the standard cells, the integrated circuit layout is generated. The generation of the integrated circuit layout includes a mapping step of mapping at least one incompatible boundary region to an alternative boundary region to resolve at least one boundary conflict.


