Graduated Capacitor Layout to Avoid Etch Tuning Corrosion
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Tuning capacitors to a particular capacitance value in semiconductor chips results in untenable manufacturing times due to time-consuming etching processes that expose metals to remnant etching gases, leading to corrosion and defects.
Innovation Solution
A graduated capacitor structure with multiple bottom electrodes at varying distances from a shared top electrode, utilizing CMP processes and structural design factors to customize capacitance values, reducing manufacturing time and minimizing corrosion.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If traditional etching processes are used to tune capacitor capacitance values, then manufacturing precision is improved, but manufacturing time increases and corrosion occurs
Solution Approach 1:
The patent segments the capacitor structure into multiple discrete bottom electrodes positioned at different heights within the dielectric layer. Each bottom electrode forms a separate capacitor with the top electrode, allowing independent capacitance control without requiring sequential etching processes. This segmentation enables parallel processing and eliminates the time-consuming nature of traditional tuning methods.
Solution Approach 2:
The patent introduces a vertical dimension by positioning bottom electrodes at different heights (z-dimension) within the dielectric layer rather than varying capacitance through lateral etching. This dimensional change allows capacitance tuning through structural configuration rather than material removal, significantly reducing manufacturing time while maintaining precision.
2Adaptability or versatility
If traditional etching processes are used to tune capacitors, then capacitance values can be adjusted, but metal corrosion and defects occur due to exposure to remnant etching gases
Solution Approach 1:
The patent performs preliminary action by pre-positioning multiple bottom electrodes at different heights within the dielectric layer before forming the top electrode. This preliminary configuration of capacitor structures eliminates the need for subsequent etching processes that would expose metals to corrosive gases, thereby preventing corrosion while maintaining capacitance adjustability through selective connection of pre-formed electrodes.
Solution Approach 2:
The patent extracts the harmful etching process from the capacitor manufacturing sequence entirely. Instead of using etching to tune capacitance values, the invention extracts this function and replaces it with a deposition-based approach where bottom electrodes are pre-formed at different heights, and capacitance is adjusted by selecting which electrodes to connect to the top electrode, thereby eliminating exposure to remnant etching gases.
3Manufacturing precision
If multiple individual capacitor tuning processes are performed, then specific capacitance values are achieved, but device complexity and manufacturing steps increase
Solution Approach 1:
The patent merges multiple capacitor structures into a single integrated unit by positioning multiple bottom electrodes at different heights within the same dielectric layer and using a shared top electrode. This merging allows multiple capacitance values to be achieved through a single manufacturing process sequence, reducing the number of separate tuning operations required while maintaining precise control over each capacitor's value through selective electrode connection.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution reduces manufacturing times and minimizes corrosion by standardizing capacitance tuning, allowing for efficient production of capacitors with varied capacitance values.
Implementation Method 1
performing chemical mechanical polishing (CMP)
Data Source
AI summary
Devices and methods of manufacture for a graduated, “step-like,” capacitance structure having two or more capacitors. A semiconductor structure comprising a capacitor structure, the capacitor structure comprising a first capacitor and a second capacitor. The first capacitor comprising a first bottom electrode and a top electrode having a bottom surface that is a first distance from a top surface of the first bottom electrode. The second capacitor comprising a second bottom electrode and the top electrode, in which the bottom surface is a second distance from a top surface of the second bottom electrode, and in which the first distance is different from the second distance.