Storage Device Cache Performance via Sequential Chunk Programming
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current storage devices face inefficiencies in cache performance due to limitations in programming sequences and buffer management, which hinder sequential data programming and lead to delayed cache data chunk processing.
Innovation Solution
A storage device with a memory cell array and page buffer group, coupled with a memory controller that includes a write buffer and write buffer controller, allowing for sequential programming of cache data chunks and efficient deletion of completed chunks to free resources for subsequent data input.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If sequential programming of cache data chunks is implemented, then cache performance is improved, but device complexity increases
Solution Approach 1:
The patent divides cache data into multiple data chunks that can be processed sequentially. The write buffer is segmented to store multiple chunks, allowing the system to program one chunk while preparing the next, thereby improving cache performance through pipelining without requiring a complete redesign of the buffer management system.
Solution Approach 2:
The patent implements preliminary action by loading subsequent cache data chunks into the write buffer before they are needed for programming. This allows the memory controller to begin programming current data while the next data chunks are already prepared in the buffer, eliminating idle time and improving overall cache performance.
2Reliability
If multiple cache data chunks are stored in write buffer, then data transmission margin is improved, but loss of time increases
Solution Approach 1:
The patent ensures continuity of useful action by maintaining multiple cache data chunks in the write buffer simultaneously. This allows the programming operation to continue without interruption - while one chunk is being programmed to the memory cell array, the next chunk is already loaded and ready, eliminating idle time and maintaining continuous productive operation.
Solution Approach 2:
The patent implements dynamic buffer management where the write buffer actively manages multiple data chunks at different stages of processing. The buffer dynamically allocates space for incoming chunks, tracks which chunks are ready for programming, and coordinates with the memory controller to maintain optimal data flow, thereby improving transmission reliability without significant time penalty.
Data Source
AI summary
A storage device includes a memory device including a memory cell array and a page buffer group coupled to the memory cell array, and a memory controller configured to store a plurality of cache data chunks to be sequentially programmed, and configured to input a next cache data chunk corresponding to a next program sequence to the page buffer group, when programming of Least Significant Bit (LSB) data of a cache data chunk among the plurality of cache data chunks is completed.