Storage Control System Write Scheduling for Flash Memory

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Flash memory devices face limitations in data management due to limited lifespan and the need for efficient data handling, which existing technologies have not adequately addressed, leading to challenges in maintaining performance and reducing costs in data storage systems.

Innovation Solution

A storage control system that includes a recycle write queue, a host write queue, and a scheduler to manage and schedule writes to a memory device, optimizing the recycle ratio and write amplification to enhance performance and extend the lifespan of flash memory devices.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If flash memory is used for data storage, then bandwidth and IOPS are improved, but device lifespan deteriorates

Engineering Contradiction:
Improvebandwidth and IOPSVSAvoiddevice lifespan
Core Design Contradiction:
ProductivityVSDuration of action of stationary object

Solution Approach 1:

The patent implements a wear leveling mechanism that performs preliminary actions by proactively managing write operations across different memory blocks. The wear leveling controller monitors write counts and redistributes write operations to prevent any single block from reaching its write endurance limit, thereby extending overall device lifespan while maintaining high bandwidth and IOPS performance.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent dynamically adjusts write distribution parameters based on real-time memory block status. By changing the allocation parameters of write operations according to block wear levels, free space availability, and performance requirements, the system optimizes the balance between maintaining high productivity and extending device lifespan.

Inventive Principle:
Principle #35Parameter changes

2Productivity

If write operations are increased to improve performance, then bandwidth is improved, but write amplification increases

Engineering Contradiction:
ImprovebandwidthVSAvoidwrite amplification
Core Design Contradiction:
ProductivityVSLoss of substance

Solution Approach 1:

The patent implements a feedback mechanism where the wear leveling controller continuously monitors write operations, memory block status, and performance metrics. Based on this feedback, the controller dynamically adjusts the distribution of write operations to minimize write amplification while maintaining required bandwidth, preventing unnecessary writes to already-written blocks.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The patent employs partial action by selectively applying write operations only to necessary memory blocks that require updates. The wear leveling controller identifies which blocks need writing and directs writes only to those blocks, avoiding excessive writes to blocks that already contain valid data, thereby reducing write amplification while maintaining performance.

Inventive Principle:
Principle #16Partial or excessive action

3Reliability

If recycle operations are performed frequently to maintain performance, then host performance is maintained, but latency increases

Engineering Contradiction:
Improvehost performanceVSAvoidlatency
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent implements periodic recycle operations at optimized intervals rather than continuously. The wear leveling controller periodically assesses memory block status and performs recycle operations (erase and rewrite) only when necessary to maintain performance, reducing unnecessary latency while ensuring host performance requirements are met through scheduled maintenance operations.

Inventive Principle:
Principle #19Periodic action

Data Source

PatentUS10546648B2Storage control system with data management mechanism and method of operation thereof
Publication Date: 2020.01.28 SANDISK TECHNOLOGIES LLC
  • US10546648B2 patent drawing
  • US10546648B2 patent drawing
  • US10546648B2 patent drawing

AI summary

A storage control system, and a method of operation thereof, including: a recycle write queue for providing a recycle write; a host write queue for providing a host write; and a scheduler, coupled to the recycle write queue and the host write queue, for scheduling the recycle write and the host write for writing to a memory device.