Data Storage Controller Logical Address Scrambling

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing data scrambling/descrambling technologies face challenges in generating effective seeds for protecting sensitive data, particularly in ensuring data integrity and error correction during storage and retrieval processes.

Innovation Solution

A data storage device with a controller that generates scrambling and descrambling seeds based on logical addresses, using exclusive-OR calculations to scramble and descramble data, and performs data checking and correction processes to ensure data integrity and error detection.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If data scrambling/descrambling seeds are generated using conventional methods, then data protection is provided, but data integrity and error correction capabilities are insufficient

Engineering Contradiction:
Improvedata integrityVSAvoidseed generation complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent generates scrambling seeds in advance based on logical addresses before data is written to storage. This preliminary generation of seeds using logical addresses ensures that when data is retrieved, the corresponding descrambling seeds are already available, enabling immediate integrity verification and error correction without adding complexity to the retrieval process

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent implements a feedback mechanism where the controller verifies data integrity after descrambling by checking whether the retrieved data matches the expected data based on logical addresses. This feedback loop enables automatic error detection and correction, improving reliability without requiring complex external verification systems

Inventive Principle:
Principle #23Feedback

2Reliability

If logical address-based scrambling seeds are used, then data security and integrity are improved, but the processing complexity during write and read operations increases

Engineering Contradiction:
Improvedata securityVSAvoidcontroller processing complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The controller performs self-service by automatically generating scrambling seeds based on logical addresses stored in its memory. The system uses its own logical address information to generate the corresponding seeds for both scrambling during write operations and descrambling during read operations, eliminating the need for external seed management and reducing overall system complexity

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The logical address serves multiple functions simultaneously: it identifies the storage location, generates the scrambling seed for data protection, and enables integrity verification. This multi-functionality reduces the need for separate mechanisms for each task, thereby improving data security without proportionally increasing processing complexity

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS9582670B2Data storage device and data scrambling and descrambling method
Publication Date: 2017.02.28 VIA TECH INC
  • US9582670B2 patent drawing
  • US9582670B2 patent drawing
  • US9582670B2 patent drawing

AI summary

A data scrambling and descrambling technology based on logical addresses. A data storage device with the data scrambling and descrambling technology includes a non-volatile memory and a controller. The controller generates a data scrambling seed according to a logical writing address issued from the host, scrambles the write data issued from the host with the data scrambling seed and then stores the scrambled write data into the non-volatile memory. The controller further generates a data descrambling seed according to a logical reading address issued from the host, and descrambles the read data retrieved from the non-volatile memory by the data descrambling seed. The controller further processes the descrambled read data for data checking and correction.