Storage Controller Buffer Memory DMA Transfer Latency
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current storage devices using nonvolatile memory face inefficiencies in data transfer operations, particularly in read and write operations, due to latency issues and overhead on the CPU, which can lead to increased transfer times and delays.
Innovation Solution
A storage device architecture that includes a nonvolatile memory device, a buffer memory, and direct memory access (DMA) controllers for managing data transfers, where meta information is used to confirm data transfer completion, allowing for sector-level data exchange and minimizing latency by enabling immediate data transfer from the buffer memory to the host.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If the controller uses CPU to manage data transfer between nonvolatile memory and host, then data transfer can be controlled and managed, but transfer time increases and system efficiency decreases due to CPU latency and overhead
Solution Approach 1:
The patent introduces a buffer memory as an intermediary component between the nonvolatile memory device and the host. The buffer memory temporarily stores data during transfer operations, allowing the controller to manage data flow without CPU intervention for each transfer operation. This intermediary structure enables parallel operations where data can be transferred to/from the buffer while the CPU handles other tasks, thereby reducing transfer time and improving overall productivity.
2Reliability
If the controller checks data transfer completion using traditional callback signals, then transfer status can be confirmed, but transfer time increases due to waiting for callback signals
Solution Approach 1:
The patent implements a feedback mechanism where the controller periodically checks a specific memory location (buffer address) to determine if data transfer is complete. Instead of waiting passively for callback signals, the controller actively polls the buffer status by checking if the buffer address contains valid data or has been cleared, providing immediate feedback on transfer completion status and eliminating waiting time while maintaining reliable confirmation.
Solution Approach 2:
The controller performs preliminary actions by pre-configuring the buffer memory address and preparing to check for data arrival before the actual data transfer completes. This allows the system to be ready to immediately detect and process transferred data as soon as it arrives in the buffer, minimizing the time data sits in the buffer and reducing overall transfer time while ensuring reliable completion confirmation.
Data Source
AI summary
A storage device is provided which includes a nonvolatile memory device and a controller configured to write meta information, indicating that a transfer of unit data is completed, in a buffer memory when the unit data is transferred to the buffer memory from the nonvolatile memory device.