Storage Controller Parity Bit Combination Recovery
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current storage controllers face challenges in efficiently recovering data with error bits, particularly in managing error correction operations effectively across multiple data areas and parity areas, which can lead to increased memory usage and reduced reliability.
Innovation Solution
A storage controller and method that generate and compare parity values based on bit combinations corresponding to error bits, using a recovery module to determine corrected bit combinations by matching these values with pre-generated parity values, optimizing error correction operations based on reference values to enhance data recovery efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If traditional error correction methods are used to recover data with error bits, then data recovery capability is provided, but memory usage increases and reliability decreases
Solution Approach 1:
The patent applies partial action by generating parity values only for bit combinations corresponding to error bits rather than all possible bit combinations. This selective approach reduces the number of parity values stored in memory while maintaining effective error correction capability for the actual errors present in the data.
Solution Approach 2:
The patent changes the parameter of parity value generation from comprehensive (all possible bit combinations) to selective (only for error bit positions). By modifying which bit combinations generate parity values, the system reduces memory requirements while maintaining reliability for correcting the specific errors detected in the data.
2Reliability
If comprehensive parity value generation is used to cover all bit combinations, then data correction capability is maximized, but memory usage increases
Solution Approach 1:
Instead of generating parity values for all possible bit combinations (excessive action), the patent generates parity values only for bit combinations corresponding to actual error bits (partial action). This reduces memory usage while maintaining sufficient correction capability for the detected errors.
Solution Approach 2:
The patent extracts only the necessary parity values needed for correcting detected errors, rather than storing all possible parity values. By taking out only the essential parity information corresponding to error bit positions, the system reduces memory requirements while preserving data correction capability.
Data Source
AI summary
Provided herein may be a storage controller. The storage controller may generate a plurality of parity values by matching each of a plurality of first bit combinations corresponding to a number of error bits included in a target data set into positions of the error bits when the number of the error bits is less than a first reference value, and may determine a corrected bit combinations among the plurality of first bit combinations by comparing each of the plurality of parity values with a pre-generated parity value corresponding to the target data set.