Storage Controller Speed Adjustment via Operational Status Check

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing data storage devices face issues with data processing congestion, transmission suspension, and unexpected access errors due to improper data transfer speed settings, as they often unconditionally accept power mode change requests without considering their operational status.

Innovation Solution

The data storage device includes a controller that determines whether it is busy before accepting or rejecting a power mode change request to change the data transfer speed, allowing it to reject requests when busy and adjust the speed later when operational conditions permit.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If the data storage device unconditionally accepts power mode change requests to increase data transfer speed, then the data transfer speed can be improved, but data processing congestion and transmission suspension occur

Engineering Contradiction:
Improvedata transfer speedVSAvoiddata processing stability
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The patent implements dynamic adjustment of data transfer speed based on real-time operational status. The controller monitors whether the device is busy or idle and dynamically changes the speed mode accordingly, transitioning from static unconditional speed acceptance to dynamic condition-based speed adjustment, resolving the contradiction between speed improvement and processing stability

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent introduces a feedback mechanism where the controller receives power mode change requests from the host, checks the current operational status, and responds by either accepting or rejecting the speed change request based on whether the device is busy. This feedback loop ensures that speed changes only occur when appropriate, preventing data processing congestion while allowing speed optimization when idle

Inventive Principle:
Principle #23Feedback

2Productivity

If the data storage device increases data transfer speed during busy operations, then transmission efficiency is improved, but unexpected access errors occur

Engineering Contradiction:
Improvetransmission efficiencyVSAvoidaccess error rate
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent performs a preliminary check of the operational status before accepting power mode change requests. By checking whether the device is busy before increasing speed, the system prevents access errors that would occur during critical operations, while still allowing efficient speed increases during idle periods

Inventive Principle:
Principle #10Preliminary action

3Adaptability or versatility

If the data storage device accepts all power mode change requests, then adaptability to host requirements is improved, but data processing congestion occurs

Engineering Contradiction:
Improvespeed adjustment flexibilityVSAvoiddata processing throughput
Core Design Contradiction:
Adaptability or versatilityVSProductivity

Solution Approach 1:

The patent changes the parameter of speed acceptance from a fixed unconditional state to a variable conditional state. The controller modifies the effective speed parameter based on the operational status parameter, accepting speed changes only when the device is idle, thus maintaining adaptability while preventing processing congestion

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS10452122B2Methods for controlling data transfer speed of a data storage device and a host device utilizing the same
Publication Date: 2019.10.22 SILICON MOTION INC
  • US10452122B2 patent drawing
  • US10452122B2 patent drawing
  • US10452122B2 patent drawing

AI summary

A data storage device coupled to a host device via a predetermined interface includes a memory device, an SRAM, and a controller. The controller is coupled to the memory device and the SRAM. The controller receives a first power mode change request packet requesting to change the data transfer speed of the predetermined interface from a first speed to a second speed via the predetermined interface from the host device, and in response to the first power mode change request packet, the controller determines whether the operation status of the data storage device is busy. When the operation status of the data storage device is busy, the controller determines to reject the request to change the data transfer speed and keeps the data transfer speed at the first speed and does not change the data transfer speed to the second speed.