Storage Controller Timing Retraining for Signal Reliability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The rapid increase in data communication speed between nonvolatile memory devices and controllers in semiconductor memory systems leads to unexpected errors, reducing the reliability of storage devices.

Innovation Solution

A storage device with a controller that performs a retraining operation on signal transmission timings when errors exceed a threshold value, specifically identifying and correcting timing errors to calibrate delays in delay locked loops, thereby improving reliability.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If data communication speed between nonvolatile memory device and controller is increased, then productivity is improved, but reliability deteriorates due to unexpected errors

Engineering Contradiction:
Improvedata communication speedVSAvoidreliability of storage device
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The controller performs a retraining operation on the nonvolatile memory device before normal data communication to preliminarily establish stable signal transmission timings. This preliminary calibration of delay locked loops prevents timing errors from occurring during subsequent high-speed data communication, allowing the system to maintain both high productivity and reliability

Inventive Principle:
Principle #10Preliminary action

2Productivity

If data communication speed is increased, then productivity is improved, but timing errors increase due to signal transmission variations

Engineering Contradiction:
Improvedata communication speedVSAvoidsignal transmission timing accuracy
Core Design Contradiction:
ProductivityVSManufacturing precision

Solution Approach 1:

The controller dynamically adjusts the timing parameters of signal transmission by performing a retraining operation that calibrates delay locked loops. This parameter adjustment compensates for timing variations caused by high-speed communication, maintaining signal transmission timing accuracy while enabling increased data communication speed

Inventive Principle:
Principle #35Parameter changes

3Reliability

If retraining operation is performed to correct timing errors, then reliability is improved, but loss of time increases due to additional calibration operations

Engineering Contradiction:
Improvereliability of storage deviceVSAvoidtime for retraining operation
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The controller performs the retraining operation as a preliminary calibration step before normal data communication begins. By completing the timing calibration in advance, the system ensures reliable high-speed communication without incurring time penalties during actual data transfer operations, as the retraining occurs during initialization or idle periods

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS11836041B2Storage device and operating method of storage device
Publication Date: 2023.12.05 SAMSUNG ELECTRONICS CO LTD
  • US11836041B2 patent drawing
  • US11836041B2 patent drawing
  • US11836041B2 patent drawing

AI summary

A storage device includes a nonvolatile memory device, and a controller that reads first data from the nonvolatile memory device. When a number of first errors of the first data is not smaller than a first threshold value, the controller determines whether the first errors include timing errors arising from a variation of signal transmission timings between the nonvolatile memory device and the controller and performs a retraining operation on the signal transmission timings when the first errors include the timing errors.