Storage Device Activation Data Pre-loading via Volatile Memory

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing storage devices, such as SSDs, require a significant amount of time to activate host devices due to slower read speeds compared to volatile memory, and existing methods to improve this are difficult to apply to existing devices without additional hardware configurations.

Innovation Solution

A storage device configuration that includes a first memory for storing activation data, a second memory, and a controller that acquires and stores address information and activation data from the first memory during initialization, allowing for faster transmission of activation data to the host device by utilizing the second memory's faster read speeds.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of time

If a NAND flash memory storage device is used to store activation data, then the storage device can maintain data and provide large capacity, but the read speed is slower than volatile memory causing longer activation time

Engineering Contradiction:
Improveactivation timeVSAvoidread speed
Core Design Contradiction:
Loss of timeVSSpeed

Solution Approach 1:

The patent applies preliminary action by pre-loading activation data from the first memory (NAND flash) to the second memory (volatile memory) during storage device activation, before the host device requests it. This advance preparation ensures that when the host needs the activation data, it is already available in fast volatile memory, thereby reducing the activation time without requiring the storage device to continuously read from slow NAND flash during host activation.

Inventive Principle:
Principle #10Preliminary action

2Device complexity

If the number of chips in SSD device is reduced to decrease complexity, then manufacturing becomes simpler, but parallel processing speed decreases

Engineering Contradiction:
Improvenumber of chipsVSAvoidparallel processing speed
Core Design Contradiction:
Device complexityVSProductivity

Solution Approach 1:

The patent applies segmentation by dividing the memory system into two distinct parts: a first memory (NAND flash) for storing activation data and a second memory (volatile memory) for caching frequently accessed data. This segmentation allows each memory type to be optimized for its specific function - the first memory provides non-volatile storage while the second memory provides fast access - thereby maintaining high parallel processing speed without requiring an excessive number of chips.

Inventive Principle:
Principle #1Segmentation

3Loss of time

If activation data is transmitted directly from storage device to host device, then the system remains simple, but activation time increases due to slow read speed

Engineering Contradiction:
Improveactivation timeVSAvoidmemory configuration
Core Design Contradiction:
Loss of timeVSDevice complexity

Solution Approach 1:

The patent applies the intermediary principle by introducing a second memory (volatile memory) as a mediator between the first memory (NAND flash) and the host device. This intermediary memory buffer accelerates data transmission by caching activation data in fast volatile memory before the host requests it, thereby reducing activation time. The intermediary approach is applied to existing storage devices through firmware updates without requiring special hardware additions, thus balancing performance improvement with device complexity.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS10528360B2Storage device, information processing system, method of activating storage device and program
Publication Date: 2020.01.07 BUFFALO CORP LTD
  • US10528360B2 patent drawing
  • US10528360B2 patent drawing
  • US10528360B2 patent drawing

AI summary

A storage device includes a first memory which stores data including activation data necessary to activate a host device, a second memory, and a controller which performs writing and reading operation of data stored in the first memory based on a request from the host device; acquires address information including an address and data amount of data in the first memory, for which a read request is previously issued from the host device at activation of the host device; at activation of the storage device, reads data including at least the activation data from the first memory based on the address information and store the data in the second memory; and in response to a read request issued from the host device, transmits the data stored in the second memory to the host device.