Storage Device Clock Multiplier Dynamic Link Width Adjustment
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As the speed of communication between a storage device's controller and an external host device increases, so does the power consumption of the storage device, potentially reducing its quality.
Innovation Solution
A system comprising a host device and a storage device that adjusts the transmission rate to reduce power consumption while maintaining improved communication speed, by dynamically adjusting the frequency multiplication ratios of clock multipliers in both devices or by adjusting the link width.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If the communication speed between the controller and host device is increased, then the data processing speed is improved, but the power consumption increases
Solution Approach 1:
The patent implements dynamic link width adjustment where the storage device can change the communication link width from 16 lanes to 8 lanes based on operational conditions. This dynamic reconfiguration allows the system to adapt between high-performance mode (16 lanes) and power-saving mode (8 lanes), resolving the contradiction between maintaining high communication speed and reducing power consumption.
Solution Approach 2:
The patent changes the link width parameter from a fixed 16-lane configuration to a variable parameter that can switch between 16 lanes and 8 lanes. By modifying this physical parameter of the communication interface, the system achieves both high throughput when needed and reduced power consumption during normal operations, directly addressing the technical contradiction.
2Use of energy by moving object
If the link width is reduced to reduce power consumption, then the power consumption decreases, but the communication speed decreases
Solution Approach 1:
The system dynamically switches link width based on operational requirements. During normal operations, the link operates at 8 lanes with reduced power consumption. When high performance is required, the link width dynamically expands to 16 lanes, providing high communication speed. This dynamic adaptation resolves the contradiction by selecting the appropriate mode based on actual needs.
Solution Approach 2:
The system periodically monitors operational conditions and switches between 16-lane and 8-lane modes accordingly. This periodic reconfiguration allows the system to maintain high speed when data processing demands are high while reducing power consumption during periods of normal operation, effectively managing the trade-off between speed and energy usage.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A storage device includes a nonvolatile memory device and a controller that accesses the nonvolatile memory device based on a request of an host device, receives a first clock signal from the host device, generates a second clock signal through frequency multiplication of the first clock signal, and communicates with the host device based on the second clock signal. The controller adjusts a multiplication ratio for the frequency multiplication of the first clock signal and a frequency multiplication ratio of a clock multiplier of the host device, the clock multiplier generating said first clock signal.