Storage Device Multi-Address Read Command Parsing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing storage devices struggle to efficiently perform read operations on multiple logical addresses simultaneously, leading to inefficiencies in data retrieval.

Innovation Solution

A storage device and method that include a memory controller capable of receiving a read command with a basic header segment, a transaction specific field indicating a read operation for multiple logical addresses, and an extra header segment providing information on these addresses, allowing the device to perform a read operation across multiple logical addresses.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If a storage device performs read operations on multiple logical addresses using traditional methods, then each read operation must be executed sequentially, but this results in decreased data retrieval efficiency and increased operation time

Engineering Contradiction:
Improvedata retrieval efficiencyVSAvoidoperation time
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The patent segments the read command structure into distinct functional parts: a basic header segment containing common command information, a transaction-specific field indicating multi-address operation, and an extra header segment containing the plurality of logical addresses. This segmentation allows the storage device to efficiently parse and execute multiple read operations simultaneously by clearly identifying the scope and parameters of each operation within the command structure.

Inventive Principle:
Principle #1Segmentation

2Productivity

If the read command structure is extended to include information on multiple logical addresses, then simultaneous read operations become possible, but the command structure complexity increases

Engineering Contradiction:
Improvesimultaneous read operation capabilityVSAvoidcommand structure complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent extracts the multi-address information into a separate extra header segment that is appended to the basic read command structure. This extraction allows the core command structure to remain relatively simple while accommodating multiple logical addresses without fundamentally redesigning the entire command protocol. The transaction-specific field acts as a flag that triggers the interpretation of the extra header segment, maintaining clarity in the command parsing logic.

Inventive Principle:
Principle #2Taking out (Extraction)

Data Source

PatentUS12216571B2Storage device and method of operating the same
Publication Date: 2025.02.04 SK HYNIX INC
  • US12216571B2 patent drawing
  • US12216571B2 patent drawing
  • US12216571B2 patent drawing

AI summary

According to an embodiment of the present disclosure, a storage device may include a memory device, and a memory controller configured to receive a read command from an external host and control the memory device according to the read command, wherein the read command may include a basic header segment commonly included in commands transferred between the external host and the memory controller and including information indicating that the read command is a command for requesting data stored in the memory device, a transaction specific field including information indicating that the read command is a read command for at least two or more logical addresses, and an extra header segment including information on the at least two or more logical addresses.