Storage ECC Decoding with Rough Error Locator Estimation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional error correction methods in data storage systems are inefficient and consume high power, especially in large-capacity storage devices, necessitating improved error correction efficiency and reduced power consumption.

Innovation Solution

A method and decoding circuit that calculate error syndromes, determine coefficients for a roughly-estimated error locator polynomial, perform a Chien search, and selectively utilize correction results to improve error correction efficiency and reduce power consumption, incorporating modules for error syndrome calculation, error locator polynomial determination, Chien search, and checking operations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If conventional error correction methods are used in large-capacity storage devices, then error correction capability is provided, but error correction efficiency is low and power consumption is high

Engineering Contradiction:
Improveerror correction efficiencyVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The patent segments the error correction process into multiple stages: syndrome calculation, error pattern classification, and selective correction processing. By dividing the correction process based on error patterns (single error, double error, uncorrectable error), the system processes only what is necessary rather than applying full correction algorithms to all cases, thereby improving efficiency and reducing power consumption.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent implements partial action by calculating error syndromes and classifying error patterns without always performing complete error correction. When syndromes indicate uncorrectable error patterns, the system stops at classification rather than attempting full correction, saving computational resources and power while maintaining appropriate error handling.

Inventive Principle:
Principle #16Partial or excessive action

2Reliability

If full error correction processing is performed on all data, then comprehensive error correction is achieved, but processing time and power consumption increase

Engineering Contradiction:
Improveerror correction capabilityVSAvoidprocessing time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent performs preliminary syndrome calculation and error pattern classification before executing full error correction. By pre-classifying error patterns based on syndrome analysis, the system determines in advance whether full correction is necessary, allowing for optimized processing time while maintaining comprehensive error correction capability when needed.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system performs partial processing (syndrome calculation and classification) for all data blocks, but only executes the time-consuming full correction algorithm when the partial processing indicates correctable error patterns. This selective approach maintains reliability while significantly reducing average processing time.

Inventive Principle:
Principle #16Partial or excessive action

Data Source

PatentUS10848184B2Method for controlling storage device with aid of error correction and associated apparatus
Publication Date: 2020.11.24 SILICON MOTION INC
  • US10848184B2 patent drawing
  • US10848184B2 patent drawing
  • US10848184B2 patent drawing

AI summary

A method for decoding an error correction code and an associated decoding circuit are provided, where the method includes the steps of: calculating a set of error syndromes of the error correction code, where the error correction code is a t-error correcting code and has capability of correcting t errors, and a number s of the set of error syndromes is smaller than t; sequentially determining a set of coefficients within a plurality of coefficients of an error locator polynomial of the error correction code according to at least one portion of error syndromes within the set of error syndromes for building a roughly-estimated error locator polynomial; performing a Chien search to determine a plurality of roots of the roughly-estimated error locator polynomial; and performing at least one check operation to selectively utilize a correction result of the error correction code as a decoding result of the error correction code.