Storage Mapping by Namespace Sequentiality to Reduce Translation Overhead

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing storage devices experience significant overhead in translating logical addresses of namespaces into physical addresses due to inefficient management of memory regions.

Innovation Solution

A storage device that includes a controller capable of generating mapping information between memory regions and namespaces, recording empty memory regions in an empty table, and determining these regions for mapping to a target namespace based on their availability.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If traditional address translation methods are used, then namespaces can be managed, but significant overhead occurs in translating logical addresses to physical addresses

Engineering Contradiction:
Improveaddress translation efficiencyVSAvoidoverhead in address translation
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The controller pre-determines and records empty memory regions in an empty table before namespace creation. When a namespace is created, the controller searches the empty table for suitable regions and assigns them in advance, avoiding the need for complex real-time address translation and reducing translation overhead.

Inventive Principle:
Principle #10Preliminary action

2Productivity

If memory regions are efficiently managed, then address translation overhead is minimized, but the system complexity increases due to mapping information management

Engineering Contradiction:
Improveoperational efficiencyVSAvoidcontroller complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The memory management system is segmented into distinct components: the empty table for tracking available regions, the mapping table for namespace-to-memory-region mappings, and the controller for managing these structures. This segmentation allows each component to have a specific function, making the overall system more manageable despite the increased complexity.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The empty table acts as an intermediary structure between the controller and the memory regions. It mediates the interaction by providing a pre-organized list of available memory regions, allowing the controller to efficiently assign regions to namespaces without directly managing all memory details, thus reducing controller complexity.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Productivity

If mapping information is generated between memory regions and namespaces, then address translation is optimized, but the storage space required for mapping tables increases

Engineering Contradiction:
Improveaddress translation efficiencyVSAvoidstorage space for mapping information
Core Design Contradiction:
ProductivityVSQuantity of substance

Solution Approach 1:

The empty table stores only essential information about empty memory regions (such as region identifiers or address ranges) rather than complete mapping details for all memory regions. This local quality approach reduces the amount of data stored in the mapping structure while still enabling efficient address translation, as only the necessary mapping information is maintained.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS20250272236A1Storage device translating logical address on the basis of sequentiality of namespace, and method thereof
Publication Date: 2025.08.28 SK HYNIX INC
  • US20250272236A1 patent drawing
  • US20250272236A1 patent drawing
  • US20250272236A1 patent drawing

AI summary

A storage device may generate mapping information between a plurality of memory regions and one or more namespaces. The storage device may record information on empty memory regions among the plurality of memory regions in an empty table, and may determine empty memory regions to be mapped to a target namespace among the empty memory regions recorded in the empty table.