Dynamic Prefetch Control in Storage Modules to Eliminate Read Gaps
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing semiconductor memory devices face performance degradation due to fixed prefetch sizes causing read to read gaps and increased power consumption from unnecessary DDR clock consumption.
Innovation Solution
A storage module that dynamically determines prefetch size based on workload, enabling a single prefetch read operation to prevent read to read gaps and minimize power consumption by consecutively performing read operations in units of cache lines.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If a fixed size of data is stored in the cache memory by the prefetch function, then the cache memory can be efficiently utilized, but read to read gaps occur and power consumption increases due to unnecessary DDR clock consumption
Solution Approach 1:
The patent implements dynamic prefetch size adjustment by modifying the prefetch circuit to receive control signals that vary the prefetch quantity based on workload conditions. The prefetch size is no longer fixed but adapts dynamically through control logic that monitors system state and adjusts prefetch parameters accordingly, eliminating read-to-read gaps while maintaining efficient cache utilization.
2Reliability
If multiple read commands are transmitted to perform prefetch operation, then data can be brought in advance to cache memory, but command overhead increases and wait time is extended
Solution Approach 1:
The patent combines multiple read commands into a single prefetch command by modifying the command interface to accept a unified prefetch request that triggers sequential read operations internally. This merging approach maintains reliable data availability in cache memory while reducing command transmission overhead and eliminating the need for multiple separate command cycles.
3Ease of manufacture
If a fixed prefetch size is used, then the hardware implementation is simpler, but performance degrades due to inability to adapt to different workload conditions
Solution Approach 1:
The patent enables prefetch circuit to change its operational parameters dynamically by introducing control logic that adjusts prefetch size based on workload conditions. The prefetch circuit maintains its basic simple structure but incorporates parameter adjustment capabilities through control signals that modify prefetch quantity, achieving both implementation simplicity and adaptive performance.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A method of operating the storage module includes setting (S130) a characteristic value based on information on a prefetch size received from a host, and performing (S150) consecutive read operations in units of cache lines based on one prefetch read command received from the host.