Storage Processor Dual-Path Routing for Network Disruptions

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional storage systems face disruptions in data availability due to network instability, as they route data directly to a global memory without confirming integrity, leading to inconsistent states and reduced availability during network failures.

Innovation Solution

Implementing a dual data path mechanism where data is initially routed to local memory for integrity validation before being copied to global memory, ensuring data integrity is maintained even during network instability, and switching between data paths based on network performance metrics.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If data is routed directly to global memory via the first data path, then system productivity is improved, but data reliability deteriorates during network disruptions

Engineering Contradiction:
Improvedata routing speedVSAvoiddata integrity
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The system performs preliminary actions by validating data integrity in local memory before copying to global memory. The storage processor validates incoming data items in its local memory before attempting to copy them to global memory, preventing propagation of corrupted data across the system.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

Local memory serves as an intermediary between the communications network and global memory. Data items are first received and validated in local memory, which acts as a buffer and verification point before data is transferred to global memory, isolating potential network failures from the global memory system.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If data integrity validation is performed before copying to global memory, then data reliability is improved, but system complexity increases

Engineering Contradiction:
Improvedata integrityVSAvoiddual data path mechanism
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The validation function is merged with the existing local memory structure. Each storage processor already has local memory for receiving data items, and the invention combines the validation operation with this existing structure rather than adding separate validation hardware.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The storage processor performs self-validation of data items using its own local memory resources. The system uses its existing computational and memory resources to validate data before copying, rather than requiring external validation systems.

Inventive Principle:
Principle #25Self-service

3Loss of information

If data is validated in local memory before copying to global memory, then loss of information is reduced, but loss of time increases due to additional validation steps

Engineering Contradiction:
Improvedata consistencyVSAvoidvalidation processing time
Core Design Contradiction:
Loss of informationVSLoss of time

Solution Approach 1:

The validation process operates continuously as data items are received. The storage processor validates data items in local memory and copies valid items to global memory without interruption, maintaining continuous data flow while ensuring integrity.

Inventive Principle:
Principle #20Continuity of useful action

Solution Approach 2:

The system skips validation steps for data items that are already validated or known to be good. Once data integrity is established through initial validation, subsequent operations can proceed without repeating the full validation sequence, rushing through already-verified data paths.

Inventive Principle:
Principle #21Skipping (Rushing through)

Data Source

PatentUS20250337807A1Method and apparatus for preventing delays in the reception of storage system data
Publication Date: 2025.10.30 DELL PROD LP
  • US20250337807A1 patent drawing
  • US20250337807A1 patent drawing
  • US20250337807A1 patent drawing

AI summary

A method for use in a storage system including a plurality of storage processors, the method comprising: detecting, by a given one of the plurality of storage processors, a first event that is associated with a communications network, the communications network being arranged to deliver write requests to the storage processor, the first event being an event that signals a disruption or a possible disruption in the operation of the communications network; in response to the first event, transitioning the given storage processor from a first state into a second state, the first state being a state in which data items associated with the write requests are routed to a global memory of the storage system via a first data path, the second state being state in which the data items are routed to the global memory via a second data path.