Storage Processor Reset Logic via Partner Status Monitoring

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In high-availability data arrays, existing systems face challenges in efficiently managing storage processors when configuration IO requests fail, particularly in determining whether to reset a storage processor based on the status of a redundant partner, which can lead to delays or inappropriate resets.

Innovation Solution

A method where a first storage processor receives a configuration IO request and, upon failure, determines the status of a second storage processor to decide whether to reset itself, considering indicators such as being online, offline, resetting, or preparing to reset, thereby optimizing the active-active arrangement for data array management.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a storage processor resets itself upon configuration IO failure, then system reliability improves, but system complexity increases due to status monitoring and decision logic

Engineering Contradiction:
Improvestorage processor availabilityVSAvoidreset management logic
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The storage processor autonomously monitors its own operational status and makes self-directed reset decisions based on detected failures and partner status, eliminating the need for external intervention and reducing management complexity

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The system continuously monitors the operational status of storage processors and uses this feedback to dynamically determine whether to initiate a reset, creating a closed-loop control mechanism that adapts to real-time system conditions

Inventive Principle:
Principle #23Feedback

2Stability of the object's composition

If the storage processor waits for partner status before resetting, then system stability improves, but response time worsens

Engineering Contradiction:
Improvesystem operational stabilityVSAvoidreset response time
Core Design Contradiction:
Stability of the object's compositionVSLoss of time

Solution Approach 1:

The system performs preliminary status assessment of the partner storage processor before initiating a reset, determining in advance whether the partner is in a state that permits or prohibits resetting, thereby preventing premature or inappropriate resets while maintaining efficient response time

Inventive Principle:
Principle #10Preliminary action

3Reliability

If configuration IO requests are strictly enforced, then data array integrity improves, but system productivity decreases due to frequent failures

Engineering Contradiction:
Improvedata array configuration integrityVSAvoidconfiguration operation throughput
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The system changes the state parameter of the storage processor from operational to reset based on the outcome of configuration IO requests and partner status, dynamically adjusting system behavior to balance integrity requirements with operational productivity

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS9268625B1System and method for storage management
Publication Date: 2016.02.23 EMC IP HLDG CO LLC
  • US9268625B1 patent drawing
  • US9268625B1 patent drawing
  • US9268625B1 patent drawing

AI summary

A method, computer program product, and computing system for receiving, on a first storage processor, a configuration IO request concerning a data array coupled to the first storage processor. The configuration IO request is provided to the data array for execution. A failure indication that the configuration IO request failed to execute is received. In response to receiving the failure indication, a status indicator is determined for a second storage processor coupled to the data array. Whether to reset the first storage processor is determined based, at least in part, upon the status indicator of the second storage processor.