Storage Switch Task Synchronization Using Generation Counters

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In storage area networks, there is a lack of reliable messaging and synchronization between ingress and egress packet processing units, leading to potential deadlocks and resource disruptions due to missing or delayed responses, which existing technologies cannot effectively address without compromising performance.

Innovation Solution

The implementation of task processing synchronization using index and generation count markers, along with timeouts, to ensure consistent communication between ingress and egress packet processing units, preventing resource disruptions and ensuring reliable data transfer.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If store-and-forward processing is used in SAN appliances, then data can be analyzed and operated on before forwarding, but data access time is slowed down

Engineering Contradiction:
Improvedata processing reliabilityVSAvoiddata access time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent segments the processing function by separating the control plane (for management and synchronization) from the data plane (for high-speed forwarding). The switch controller handles store-and-forward processing for control messages, while data packets are forwarded at line rate without stopping, thus achieving both reliable processing and fast data access

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent implements preliminary synchronization actions where the switch controller pre-establishes synchronization state between ingress and egress PPUs before data transfer. Generation counters and sequence numbers are pre-configured to enable seamless store-and-forward processing without interrupting data flow

Inventive Principle:
Principle #10Preliminary action

2Reliability

If synchronization mechanisms are added between ingress and egress PPUs, then reliable messaging is achieved, but system complexity increases

Engineering Contradiction:
Improvemessaging reliabilityVSAvoidsynchronization system complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent implements feedback mechanisms where the switch controller monitors the synchronization state between ingress and egress PPUs using generation counters and sequence numbers. When desynchronization is detected, the controller automatically adjusts timing and re-synchronizes the PPUs, achieving reliable messaging through closed-loop control rather than complex hardware synchronization

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The switch controller acts as an intermediary that mediates between ingress and egress PPUs. It manages the synchronization state, handles timing adjustments, and resolves conflicts without requiring direct complex interaction between the PPUs themselves, thus simplifying the overall synchronization architecture

Inventive Principle:
Principle #24Intermediary (Mediator)

3Reliability

If timeout mechanisms are implemented to prevent deadlocks, then resource disruption is prevented, but processing delay increases

Engineering Contradiction:
Improvedeadlock preventionVSAvoidprocessing delay
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent implements dynamic timeout adjustment where the timeout value is not fixed but adapts based on the current synchronization state and traffic conditions. The switch controller continuously monitors PPU state and adjusts timeout thresholds dynamically, extending them during normal operation to reduce delays while shortening them when potential deadlocks are detected, thus achieving both deadlock prevention and minimal processing delay

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS8171170B2Storage switch task processing synchronization
Publication Date: 2012.05.01 EMC IP HLDG CO LLC
  • US8171170B2 patent drawing
  • US8171170B2 patent drawing
  • US8171170B2 patent drawing

AI summary

Systems and methods in accordance with various embodiments relate to a storage switch including task processing synchronization. In embodiments of the present invention, the packet processing units may generate and store Task Index and Generation Count information that prevents the processing of expired commands or responses. Additionally or alternatively, embodiments of the present invention may further employ timeout sequences to prevent previous instances of a stale task resource from disrupting the current use of the task resource.