Storage Controller Write Modes for Predictable Latency Windows

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing storage systems fail to optimize data recovery time and correction capabilities in accordance with the degradation state of non-volatile memory, leading to inefficiencies in deterministic and non-deterministic latency modes.

Innovation Solution

Implementing a storage controller that operates in a predictable latency mode (PLM) to analyze metrics associated with non-volatile memory, selecting optimal write and read operation approaches based on these metrics to manage deterministic and non-deterministic windows, using techniques such as error correction, data compression, and different cell write modes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If normal write mode is used without metric analysis, then device complexity is reduced, but data reliability deteriorates due to inability to adapt to memory degradation

Engineering Contradiction:
Improvedata reliabilityVSAvoiddevice complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The storage controller analyzes metrics associated with the non-volatile memory to generate metric analysis results, which provide feedback on the memory degradation state. Based on this feedback, the controller dynamically selects appropriate write operation approaches (such as acceleration write mode, single level write mode, multi-level write mode, or normal write mode) to maintain data reliability while adapting to changing memory conditions.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The system transitions from a static write operation mode to a dynamic selection mechanism that chooses among multiple write operation approaches based on real-time metric analysis of memory degradation. This dynamic adaptation allows the storage controller to optimize write operations according to the current state of the non-volatile memory.

Inventive Principle:
Principle #15Dynamics

2Reliability

If deterministic window operations use optimal write approaches based on metric analysis, then data reliability is improved, but processing time increases due to additional analysis steps

Engineering Contradiction:
Improvedata reliabilityVSAvoidprocessing time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The storage controller performs metric analysis and selects optimal write operation approaches in advance during the deterministic window, before actual write operations commence. This preliminary preparation ensures that when write operations are executed, the most appropriate method is already determined, minimizing delays during critical latency-constrained periods.

Inventive Principle:
Principle #10Preliminary action

3Adaptability or versatility

If multiple write operation approaches are implemented, then adaptability to memory degradation is improved, but device complexity increases

Engineering Contradiction:
Improveadaptability to memory degradationVSAvoiddevice complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

Different write operation approaches are applied locally based on specific metric analysis results and degradation patterns. The storage controller selects from multiple specialized modes (acceleration write mode for early degradation, single level write mode for moderate degradation, multi-level write mode for advanced degradation) to match the current memory state, rather than using a single universal approach.

Inventive Principle:
Principle #3Local quality

4Reliability

If error correction and recovery operations are performed during deterministic window, then data reliability is improved, but latency requirements become harder to meet

Engineering Contradiction:
Improvedata reliabilityVSAvoidlatency
Core Design Contradiction:
ReliabilityVSSpeed

Solution Approach 1:

The storage controller performs metric analysis and selects recovery approaches in advance during the deterministic window. By preparing the optimal recovery strategy beforehand based on metric analysis, the system minimizes the time required for actual error correction operations while ensuring data reliability is maintained.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS12554413B2Operating method for storage controller and storage system including same
Publication Date: 2026.02.17 SAMSUNG ELECTRONICS CO LTD
  • US12554413B2 patent drawing
  • US12554413B2 patent drawing
  • US12554413B2 patent drawing

AI summary

An operating method for a storage controller in a storage system including a non-volatile memory (NVM) may include; receiving a write command defining a write operation in accordance with a predictable latency mode of the storage system that defines a deterministic window and a non-deterministic window, determining whether the write operation is performed during the deterministic window or the non-deterministic window, upon determining that the write operation is performed during the non-deterministic window, performing the write operation using a normal write mode, upon determining that the write operation is performed during the deterministic window, analyzing a metric associated with the NVM to generate metric analysis results, selecting a write operation approach from among a plurality of write operation approaches in response to the metric analysis results to define a selected write operation approach, and performing the write operation using the selected write operation approach.