Stress-managed unit cells for extreme environment semiconductor electronics
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Semiconductor microelectronic chips face stress buildup and subsequent damage due to differing thermal expansion properties of thin film materials, leading to cracking, buckling, and delamination, especially in extreme temperature applications and larger lateral area metal features like on-chip capacitors.
Innovation Solution
The implementation of stress-managed unit cells with dielectric anchor posts that absorb and withstand stress, featuring patterned metal unit cell arrays with non-metal holes filled by insulating layers, creating a stronger structure that mitigates stress across larger temperature ranges.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of moving object
If larger lateral area metal features are used for on-chip capacitors and interconnects, then device functionality and capacitance are improved, but stress buildup increases leading to cracking, buckling, and delamination
Solution Approach 1:
The metal feature is divided into multiple discrete metal islands or segments arranged in an array pattern, rather than using a single continuous large metal area. This segmentation reduces the continuous stress path and prevents crack propagation across the entire metal feature, while still achieving the required total capacitance through the combined area of multiple segments.
Solution Approach 2:
Different regions of the metal structure are designed with different properties - the metal islands are positioned and sized to optimize local stress distribution and electrical function. The patterned arrangement creates zones of varying metal density and stress concentration, allowing the structure to withstand thermal expansion differences while maintaining electrical performance.
2Adaptability or versatility
If broad temperature range operation is implemented, then device versatility and application range are improved, but thermal stress differential increases causing metal film failure
Solution Approach 1:
The segmented metal island structure breaks up continuous metal paths that would otherwise experience uniform thermal stress across large areas. Each small metal island experiences reduced thermal stress independently, preventing the cumulative stress buildup that leads to cracking and delamination during broad temperature cycling.
Solution Approach 2:
The patterned metal structure with dielectric spacing预先 provides stress relief pathways and compliance zones that accommodate thermal expansion differences before stress reaches critical levels. The dielectric material between metal islands acts as a cushion that absorbs thermal stress, preventing metal film failure during temperature extremes.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enables semiconductor devices to operate over a broader temperature range (2-3X greater) with improved durability and reduced risk of cracking, buckling, and delamination, enhancing the reliability of metal-insulator-metal capacitors and interconnects.
Implementation Method 1
Differing layers of thin film materials have different physical and thermal expansion properties. Stress occurs in multilayer film structures on a microelectronic chip, and if the film materials have different coefficients of thermal expansion, larger temperature changes will impart larger stress between the films.
Implementation Method 2
A first insulating layer is deposited onto the substrate. A first metal unit cell array is deposited onto the first insulating layer. A second insulating layer is deposited onto the first metal unit cell array such that the holes are filled with the second insulating layer.
Data Source
AI summary
A process of fabrication and the resulting microelectronic device that realizes metal features with larger lateral areas to maintain damage-free integrity over larger temperature ranges. The process and device enable the realization of highly durable extreme-environment microelectronic integrated circuits with increased functional capability, including realization of larger-area on-chip integrated metal-insulator-metal capacitor devices.