STT-MRAM Cell Current Control for IR Drop Compensation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current semiconductor memory devices, particularly STT-MRAM, face challenges in optimizing cell current distribution across memory cell arrays due to increasing size, leading to potential IR drops and operational speed decreases, which can result in data errors during write and read operations.
Innovation Solution
The semiconductor memory device incorporates a peripheral circuitry that varies cell current supplied to memory cells based on the position of word line groups, using a control logic and voltage generator to generate control signals and operating voltages, and a write driver and sense amplifier block to manage cell current, thereby minimizing IR drops and optimizing operating speed.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If the memory cell array size is increased to expand storage capacity, then the data capacity is improved, but IR drops occur and operating speed decreases
Solution Approach 1:
The memory cell array is divided into multiple banks (first bank, second bank, third bank, fourth bank) with each bank containing multiple word line groups. This segmentation allows independent control and current optimization for each bank, preventing IR drops from affecting the entire array when scaling capacity.
Solution Approach 2:
Different cell currents are applied to different word line groups based on their position within the array. The peripheral circuitry adjusts current magnitude locally for each bank or group, ensuring that distant word lines receive higher current to compensate for IR drops, while maintaining optimal current for closer lines.
2Quantity of substance
If the memory cell array size is increased to expand storage capacity, then the data capacity is improved, but IR drops occur causing data errors
Solution Approach 1:
Dividing the large memory array into smaller banks ensures that each bank can be controlled independently with appropriate current levels, preventing IR drop-induced errors in specific regions while maintaining overall large capacity.
Solution Approach 2:
The cell current parameter is dynamically adjusted based on the position of word line groups within the array. By changing current magnitude according to location, the system compensates for IR drops and maintains reliable data operations across the entire expanded array.
3Device complexity
If uniform cell current is supplied to all memory cells, then the device complexity is reduced, but operating speed becomes inconsistent across the array
Solution Approach 1:
The array is segmented into banks and word line groups that can be controlled independently. This segmentation allows the system to manage current variation complexity at a modular level rather than requiring individual cell control, balancing complexity management with speed optimization.
Solution Approach 2:
Instead of uniform current, each word line group receives locally optimized current based on its position. This local quality adjustment ensures consistent operating speeds across the array while keeping the control mechanism relatively simple through group-based rather than cell-by-cell control.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution ensures consistent and efficient data access operations across the memory cell array, preventing abnormal operations and data errors by adjusting cell current distribution, thus enhancing the operating speed and reliability of the semiconductor memory device.
Implementation Method 1
each memory cell is a spin torque transfer-magnetic random access memory (STT-MRAM) cell
Data Source
AI summary
A semiconductor memory device includes a memory cell array comprising a plurality of spin torque transfer-magnetic random access memory (STT-MRAM) cells connected to a plurality of word lines, a plurality of bit lines and a plurality of sense lines. A peripheral circuitry supplies cell current to the memory cells during read/write operations, such that the cell current supplied to memory cells of a selected word line vary according to a position of a word line group including the selected word line.