STT-MRAM Error Tracking via Dynamic Redundancy Registers
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional STT-MRAM devices lack structures to track write errors and manage power consumption, leading to unreliable memory due to high write error rates and the absence of safeguards against overflow in error tracking structures.
Innovation Solution
The implementation of dynamic redundancy registers in STT-MRAM devices allows for error tracking and re-write operations without loss of throughput or speed, using e1 and e2 registers to manage data verification and relocation, with control bits for configuring re-write attempts and optimizing memory operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If error tracking structures are added to STT-MRAM devices, then reliability improves through error management, but device complexity increases
Solution Approach 1:
The patent implements a hierarchical error tracking system where multiple levels of redundancy registers (e1, e2, e3) are nested within each other. Each level tracks errors for specific memory banks and can be selectively activated. This nested structure allows comprehensive error management while maintaining modularity and controlling overall device complexity.
Solution Approach 2:
The error tracking system is segmented into multiple independent redundancy register levels, each responsible for specific memory banks. This segmentation allows the system to track errors in different memory regions independently and enables selective activation of error tracking for different banks, reducing the complexity burden on any single component.
2Reliability
If multiple redundancy registers are used for error tracking, then error management capability improves, but manufacturing complexity increases
Solution Approach 1:
Each redundancy register level is designed with universal functionality to track errors for multiple memory banks. The registers can be selectively activated based on which memory banks require error tracking, allowing the same hardware structure to serve multiple purposes and simplifying the manufacturing process by using standardized components throughout the system.
3Reliability
If error tracking and re-write operations are implemented, then data integrity improves, but throughput may be reduced due to additional verification cycles
Solution Approach 1:
The error tracking system operates periodically rather than continuously. Verification and re-write operations are triggered only when errors are detected in specific memory banks, allowing normal memory operations to proceed at full throughput when no errors are present. This periodic error checking minimizes the impact on overall system productivity.
Solution Approach 2:
The redundancy registers act as intermediary structures that buffer error tracking information without blocking the main memory data path. Error verification and re-write operations can proceed through separate channels while normal memory read/write operations continue uninterrupted, maintaining high throughput while ensuring data integrity.
4Reliability
If continuous error monitoring is performed, then reliability improves, but power consumption increases
Solution Approach 1:
Error monitoring is performed periodically rather than continuously. The system checks for errors in redundancy registers at specific intervals or triggered by specific events (such as after write operations to particular memory banks), allowing the monitoring circuitry to remain inactive during normal operation and thus reducing power consumption while maintaining reliable error detection capability.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution enables STT-MRAM devices to operate reliably with high write error rates by transparently handling write failures and maintaining data integrity through efficient error management and power optimization.
Implementation Method 1
Due to the spin-polarized electron tunneling effect, the electrical resistance of the cell changes due to the orientation of the magnetization of the two layers.
Implementation Method 2
The second plate is typically referred to as the free layer and its magnetization direction can be changed by a smaller magnetic field or spin-polarized current relative to the reference layer.
Data Source
AI summary
A method of writing data into a memory device comprising utilizing a pipeline to process write operations of a first plurality of data words addressed to a plurality of memory banks, wherein each of the plurality of memory banks is associated with a counter. The method also comprises writing a second plurality of data words and associated memory addresses into an error buffer, wherein the error buffer is associated with the plurality of memory banks and wherein further each data word of the second plurality of data words is either awaiting write verification associated with a bank from the plurality of memory banks or is to be re-written into a bank from the plurality of memory banks. Further, the method comprises maintaining a count in each of the plurality of counters for a respective number of entries in the error buffer corresponding to a respective memory bank.