Stud-Type Capacitor Vertical Offset for Structural Stability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional stud-type capacitor configurations face issues with damage to the upper and lower surfaces of the dielectric material during fabrication, leading to inconsistent performance across arrays of highly integrated capacitors.
Innovation Solution
The proposed solution involves vertically offsetting the upper and lower surfaces of the capacitor plate electrode relative to the storage node electrode, effectively removing potentially damaged regions from the functional capacitive portions, thereby improving consistency and stability of the capacitors.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If capacitors are made increasingly tall and thin to increase integration density, then integration density is improved, but structural stability deteriorates causing toppling
Solution Approach 1:
The patent transitions from planar crown-type capacitors to three-dimensional stud-type capacitors with vertical extension. The storage node electrode is configured as a pillar extending vertically from the substrate, with dielectric material and plate electrode wrapping around it in multiple layers, effectively utilizing the vertical dimension to increase capacitance without increasing footprint area.
Solution Approach 2:
The patent implements a nested structure where the dielectric material and plate electrode are positioned around and between multiple storage node pillars. The plate electrode extends around the pillars and between them, creating a nested configuration where conductive and dielectric layers are interwoven around the storage nodes, maximizing capacitive coupling within a compact volume.
2Stability of the object's composition
If stud-type capacitors are used to improve structural stability, then resistance to toppling is improved, but manufacturing consistency deteriorates due to dielectric damage
Solution Approach 1:
The patent extracts or removes the vulnerable dielectric material from the uppermost region of the capacitor structure. The dielectric material extends around the storage node pillar but is intentionally not present at the very top, creating a stepped configuration where the plate electrode upper surface is below the storage node upper surface. This eliminates the damaged upper dielectric regions from the functional capacitive portion.
Solution Approach 2:
The patent performs preliminary removal of the upper dielectric material during fabrication before final assembly and testing. By proactively removing the vulnerable upper dielectric regions during the manufacturing process, the structure is prepared in advance to avoid performance issues from dielectric damage, ensuring consistent capacitor performance across production batches.
3Quantity of substance
If dielectric material is extended to maximize capacitive storage, then capacitive storage is improved, but vulnerability to damage increases
Solution Approach 1:
The patent converts the potential harm of extended dielectric material vulnerability into a benefit by strategically positioning the dielectric material. Instead of extending dielectric to the very top where it would be damaged, the dielectric is extended around and between storage node pillars in regions where it provides capacitive function, while the uppermost vulnerable regions are intentionally left without dielectric. This transforms the constraint into a design feature that protects against damage while maintaining storage capacity.
Data Source
AI summary
Some embodiments include an integrated capacitor assembly having a conductive pillar supported by a base, with the conductive pillar being included within a first electrode of a capacitor. The conductive pillar has a first upper surface. A dielectric liner is along an outer surface of the conductive pillar and has a second upper surface. A conductive liner is along the dielectric liner and is included within a second electrode of the capacitor. The conductive liner has a third upper surface. One of the first and third upper surfaces is above the other of the first and third upper surfaces. The second upper surface is at least as high above the base as said one of the first and third upper surfaces. Some embodiments include memory arrays having capacitors with pillar-type first electrodes.