Sub-amplifier Single-Ended Signal Line Data Transfer

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing semiconductor devices face challenges in efficiently reading and writing large amounts of data using single-ended signal lines without increasing chip surface area, particularly due to difficulties in using single-ended select data lines and internal data lines.

Innovation Solution

A sub-amplifier connected to a sense amplifier through a column switch, utilizing local wires, pre-charge circuits, and drive circuits to manage data transfer and inversion, allowing for single-ended signal line usage while maintaining efficient data handling.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Area of stationary object

If a single-ended signal line is used for data transfer, then the pitch between signal lines is reduced and chip surface area is suppressed, but the ability to perform writing operations is lost due to circuit configuration assumptions

Engineering Contradiction:
Improvechip surface areaVSAvoidwriting operation capability
Core Design Contradiction:
Area of stationary objectVSAdaptability or versatility

Solution Approach 1:

The patent segments the data transfer function into two separate circuits: a local inversion drive circuit for inverting data signals and a local non-inversion drive circuit for non-inverting data signals. This segmentation allows the single-ended select data line to serve both write and read operations by selectively activating the appropriate drive circuit based on the operation type, thereby resolving the contradiction between using single-ended signal lines and maintaining writing capability.

Inventive Principle:
Principle #1Segmentation

2Adaptability or versatility

If complementary signals are used for data transfer, then writing operations can be performed, but the pitch between data lines increases and chip surface area expands

Engineering Contradiction:
Improvewriting operation capabilityVSAvoidchip surface area
Core Design Contradiction:
Adaptability or versatilityVSArea of stationary object

Solution Approach 1:

The patent implements multi-functionality by enabling the single-ended select data line to perform both write and read operations. The local inversion drive circuit handles write operations by inverting the single-ended signal, while the local non-inversion drive circuit handles read operations. This universal design eliminates the need for separate complementary signal lines, reducing chip surface area while maintaining full operational capability.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Adaptability or versatility

If more select data lines are provided to enable writing with single-ended signals, then writing capability is restored, but the number of signal lines increases and pitch reduction is compromised

Engineering Contradiction:
Improvewriting operation capabilityVSAvoidnumber of signal lines
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent introduces dynamic control through the first pre-charge circuit, which dynamically adjusts the potential of the select data line based on the operation type (read or write). During write operations, the pre-charge circuit prepares the line for single-ended signal input, while during read operations, it configures the line for complementary signal output. This dynamic reconfiguration allows the same physical line to serve multiple functions without increasing the number of signal lines, thereby reducing device complexity while maintaining writing capability.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS11094367B2Semiconductor device with sub-amplifier
Publication Date: 2021.08.17 ULSTREETCAREMORY INC
  • US11094367B2 patent drawing
  • US11094367B2 patent drawing
  • US11094367B2 patent drawing

AI summary

Provided are a sub-amplifier, a switching device and a semiconductor device capable of simultaneously reading or writing many data items, while suppressing an increase in chip surface area, by using a single end signal line. A sub-amplifier SAP comprises: a first pre-charge circuit 110 that releases pre-charges of a pair of local wires LIOT/LIOB; a local inversion drive circuit 120 that, on the basis of a write signal WT, inverts and transfers write data to a sense amplifier SA from a main wire MIOB via one of the local wires LIOT/LIOB; a local non-inversion drive circuit 130 that, on the basis of the write signal WT, transfers the write data to the sense amplifier SA from the main wire MIOB via the other one of the local wires LIOT/LIOB; and a main inversion drive circuit 140 that, on the basis of a read signal RT, inverts and transfers read data to the main wire MIOB from one of the local wires LIOT/LIOB.