Sub-Pixel Capacitor Layout for High-Resolution Micro-LED Displays

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current display technologies, such as LCDs and OLEDs, face challenges in achieving high efficiency and resolution due to the difficulty in manufacturing and arranging small LED chips effectively for high-resolution micro-LED displays.

Innovation Solution

The proposed display apparatus includes a substrate with a light-emitting device, a driving transistor, power supply lines, and conductive patterns that form capacitors in parallel, optimizing the electrical characteristics and arrangement of sub-pixels to enhance capacitance and reduce resistance, thereby improving display efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If small LED chips are used to manufacture high-resolution display apparatus, then display resolution is improved, but manufacturing difficulty and transfer technology requirements increase

Engineering Contradiction:
Improvedisplay resolutionVSAvoidmanufacturing difficulty
Core Design Contradiction:
Manufacturing precisionVSEase of manufacture

Solution Approach 1:

The patent divides the display apparatus into multiple sub-pixels, each containing its own driving transistor and capacitor structure. This segmentation allows independent optimization of each sub-pixel's electrical characteristics, enabling high resolution while managing manufacturing complexity through modular design

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces a dual-capacitor structure (first capacitor and second capacitor) in parallel within each sub-pixel, adding a dimensional aspect to the electrical storage system. This parallel capacitor configuration increases total capacitance without increasing the physical footprint, thereby improving resolution capability without proportionally increasing manufacturing difficulty

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Reliability

If conventional single capacitor structure is used in sub-pixels, then device complexity is reduced, but storage capacitance is insufficient

Engineering Contradiction:
Improvestorage capacitanceVSAvoidcapacitor structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent merges a first capacitor and a second capacitor in parallel within each sub-pixel structure. Both capacitors share common electrodes (conductive pattern and power supply lines), effectively combining their storage capacities while maintaining a relatively compact integrated design that doesn't excessively increase device complexity

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The conductive pattern serving as one electrode for the first capacitor also serves as an electrode for the second capacitor. Similarly, the power supply lines function both as electrical connections and as capacitor electrodes, achieving multi-functionality that increases storage capacitance without proportionally increasing structural complexity

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS11923400B2Display apparatus
Publication Date: 2024.03.05 SAMSUNG ELECTRONICS CO LTD
  • US11923400B2 patent drawing
  • US11923400B2 patent drawing
  • US11923400B2 patent drawing

AI summary

A display apparatus includes a substrate, a light-emitting device provided on the substrate, a driving transistor device configured to control the light-emitting device, a first power supply line electrically connected to a source region of the driving transistor device, a conductive pattern electrically connected to a gate electrode of the driving transistor device, and a second power supply line electrically connected to the first power supply line, wherein the conductive pattern and the first power supply line constitute a first capacitor, and the conductive pattern and the second power supply line constitute a second capacitor, wherein the first capacitor and the second capacitor are connected in parallel.