Subpixel Electrode Slit Patterns for VA LCD Texture Suppression

Resolve Bottlenecks,
Find Innovative SolutionsGenerate Solutions

Solution Overview

Problem

Conventional vertical alignment (VA) mode liquid crystal displays (LCDs) face challenges with poor lateral visibility due to texture creation at the boundary between subpixels, which is difficult to mitigate without reducing luminance or increasing manufacturing complexity.

Innovation Solution

The display device incorporates slit patterns or sawtooth patterns at the boundary between subpixels to prevent texture creation, with the second subpixel electrode featuring these patterns surrounding the first subpixel electrode, allowing for different voltage applications to maintain luminance while reducing texture.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Object-affected harmful factors

If a gap between two subpixels is reduced to prevent texture creation, then lateral visibility is improved, but manufacturing precision becomes difficult to achieve below a certain gap level due to limited process capability

Engineering Contradiction:

Improvetexture creation at subpixel boundaryVSAvoidgap reduction capability

Core Design Contradiction:

Object-affected harmful factorsVSManufacturing precision

Solution Approach 1:

The second subpixel electrode is segmented into multiple regions: a first region adjacent to the first subpixel electrode and a second region opposite the first region. This segmentation allows different voltage applications in different regions, enabling texture prevention at the boundary while maintaining adequate manufacturing gap levels.

Inventive Principle:

Principle #1Segmentation

Solution Approach 2:

Different voltage levels are applied to different regions of the second subpixel electrode. Specifically, a first voltage is applied to the first region adjacent to the first subpixel electrode, and a second voltage is applied to the second region. This local quality differentiation enables precise control of the electric field at the subpixel boundary to prevent texture while maintaining overall display performance.

Inventive Principle:

Principle #3Local quality

2Object-affected harmful factors

If voltage applied to one of the two subpixels is reduced to prevent texture creation, then texture is suppressed, but luminance (light transmittance) of the display device is reduced

Engineering Contradiction:

Improvetexture creation at subpixel boundaryVSAvoidluminance

Core Design Contradiction:

Object-affected harmful factorsVSIllumination intensity

Solution Approach 1:

Inventive Principle:

Principle #3Local quality

Solution Approach 2:

Voltage reduction is applied only partially to the first region of the second subpixel electrode that is adjacent to the first subpixel electrode, rather than reducing voltage across the entire electrode. This partial action is sufficient to prevent texture at the boundary while minimizing impact on overall luminance.

Inventive Principle:

Principle #16Partial or excessive action

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This design effectively suppresses texture formation at the subpixel boundaries, enhancing lateral visibility without compromising luminance, thus improving the overall display performance.

Implementation Method 1

voltages are applied to electric field generating electrodes to generate an electric field. Accordingly, the liquid crystal molecules of a liquid crystal layer are aligned, and polarization of incident light is controlled

Methodology Applied

Scientific EffectElectric field: Electric Field

Data Source

PatentUS9551905B2Display device

Publication Date: 2017.01.24 SAMSUNG DISPLAY CO LTD

AI summary

A display device is provided that includes a first substrate, a gate wiring formed on the first substrate and extending in a first direction, a data wiring insulated from and crossing the gate wiring and extending in a second direction, and a pixel electrode including a first subpixel electrode to which a first data voltage is applied from the data wiring and a second subpixel electrode to which a second data voltage different from the first data voltage is applied from the data wiring, wherein the first subpixel electrode is surrounded by the second subpixel electrode, and the second subpixel electrode includes a plurality of slit patterns formed in portions thereof which are adjacent to the first subpixel electrode.