Array Substrate Compensation Layout for Uniform Wiring Near Hole Areas

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Traditional electronic devices with notches or holes in the display screen for components like front cameras reduce the screen-to-body ratio due to the need for extensive wiring, leading to issues such as uneven display and reduced space efficiency.

Innovation Solution

An array substrate design with first and second category signal lines, first connection signal lines, and first compensation signal lines that extend in different directions, along with second signal lines, to maintain consistent wiring density and reduce the need for additional connection lines at the edge of the hole area, thereby increasing the screen-to-body ratio and improving display uniformity.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If signal lines are arranged in one-to-one correspondence around the notch or hole area, then connection reliability is improved, but wiring space increases reducing screen-to-body ratio

Engineering Contradiction:
Improveconnection reliabilityVSAvoidscreen-to-body ratio
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

The patent introduces a third dimension (film layers) to arrange signal lines. Connection signal lines are positioned in different film layers from pixel circuits, allowing vertical stacking of wiring. This multi-layer approach enables signal transmission without occupying additional planar space around the hole area, thus maintaining connection reliability while preserving screen-to-body ratio.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The patent segments the wiring path into multiple sections across different film layers. Instead of a single continuous wiring path in one layer, the signal transmission is divided into segments that can be connected through vertical transitions between layers, reducing the horizontal space required for wiring around the hole.

Inventive Principle:
Principle #1Segmentation

2Reliability

If wiring density is increased around the hole area to maintain signal connections, then connection stability is improved, but display uniformity deteriorates due to mura effects

Engineering Contradiction:
Improveconnection stabilityVSAvoiddisplay uniformity
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

By moving connection signal lines to different film layers, the patent eliminates the need to increase wiring density in the planar display area. The additional wiring capacity is achieved vertically rather than horizontally, preventing local density variations that cause mura effects while maintaining stable signal connections.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

3Adaptability or versatility

If additional connection signal lines are added around the hole area edge, then signal transmission capability is improved, but device complexity increases

Engineering Contradiction:
Improvesignal transmission capabilityVSAvoidwiring complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent designs connection signal lines that serve multiple functions: they transmit signals between pixel circuits and external components, and their arrangement in different film layers automatically provides routing flexibility. This multi-functional design eliminates the need for additional dedicated connection lines, reducing overall wiring complexity while maintaining signal transmission capability.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS12581740B2Array substrate, display panel, and display device with compensation signal near hole area
Publication Date: 2026.03.17 HEFEI VISIONOX TECH CO LTD
  • US12581740B2 patent drawing
  • US12581740B2 patent drawing
  • US12581740B2 patent drawing

AI summary

An array substrate, a display panel and a display device. The array substrate includes: a hole area and a display area which is partially surrounding the hole area; a plurality of first signal lines located in the display area and including a plurality of first category signal lines and a plurality of second category signal lines; a plurality of first connection signal lines, each of which includes a first connection section, a second connection section and a third connection section that are connected sequentially; and a plurality of first compensation signal lines located in the display area and extending in the second direction, wherein at least a portion of the plurality first compensation signal lines is located on the extension of the first connection signal lines in the second direction.