Semiconductor Substrate Conductive Plane ESD Protection
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The increased integration and miniaturization of semiconductor circuits make them more susceptible to damage from electrostatic discharge and other forms of electrical stress during manufacturing, requiring effective protection mechanisms.
Innovation Solution
A substrate with conductive planes, support structures, and interconnection lines that include dummy pad terminals and vias, providing a matrix pattern for electrical connectivity and grounding to protect semiconductor chips from electrostatic discharge and high-current surges during manufacturing processes.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If semiconductor circuits are miniaturized to increase integration, then circuit density is improved, but susceptibility to electrostatic discharge damage increases
Solution Approach 1:
The patent implements equipotential grounding by connecting all chip mounting regions to a common ground potential through conductive planes and interconnection lines. This ensures that during electrostatic discharge events, all chips experience the same potential reference, preventing potential differences that could cause damage to miniaturized circuits.
Solution Approach 2:
The patent introduces dummy pad terminals and conductive support structures as intermediary elements between the chip mounting regions and the ground plane. These intermediaries provide controlled discharge paths and potential equalization, protecting the sensitive miniaturized circuits from direct electrostatic冲击.
2Reliability
If conductive support structures with dummy pad terminals are added to provide electrostatic protection, then reliability is improved, but device complexity increases
Solution Approach 1:
The dummy pad terminals serve multiple functions: they act as electrostatic discharge protection elements, provide potential equalization across the substrate, and maintain structural symmetry. This multi-functionality reduces the need for separate protection circuits, thereby limiting the increase in overall device complexity.
Solution Approach 2:
The conductive support structures and dummy pad terminals are strategically placed in peripheral regions and between chip mounting regions rather than uniformly across the entire substrate. This localized approach provides necessary electrostatic protection while minimizing the addition of complex structural elements.
Data Source
AI summary
A substrate includes a substrate body including a plurality of chip mounting regions and a peripheral region surrounding the plurality of chip mounting regions, each of the chip mounting regions including a conductive plane. The substrate further includes a conductive support structure located in the peripheral region, first conductive lines connected between the conductive planes of adjacent chip mounting regions, and second conductive lines connected between the conductive support structure and the conductive planes of chip mounting regions located adjacent the peripheral region.