Substrate Contact Architecture for Charge Drainage
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Electrical devices with semiconductor substrates face issues of charge buildup near transistors due to high voltages, leading to decreased threshold voltages and parasitic lateral bipolar transistor formation, which existing architectures fail to address effectively due to increased complexity, cost, and space occupation.
Innovation Solution
A subtap architecture that includes an electrically conductive line connecting the semiconductor substrate to ground, reducing charge buildup by selectively doped regions and a thin film transistor structure, allowing for efficient charge drainage while minimizing fabrication complexity and cost.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional substrate contact architectures are used to drain charge, then charge drainage function is achieved, but fabrication complexity increases
Solution Approach 1:
The substrate contact architecture is segmented into distinct functional regions: lightly-doped drift regions for charge collection, heavily-doped contact regions for low-resistance electrical connection, and intermediate transition regions. This segmentation allows each region to be optimized for its specific function while simplifying the overall fabrication process through standardized processing steps.
Solution Approach 2:
Different doping concentrations and contact structures are implemented in different locations of the substrate. Lightly-doped regions are positioned under drift areas for effective charge collection, while heavily-doped regions are positioned under transistor structures for low-resistance contact. This local differentiation optimizes charge drainage performance without requiring complex global restructuring.
2Reliability
If conventional substrate contact architectures are used to drain charge, then charge drainage function is achieved, but fabrication cost increases
Solution Approach 1:
The contact architecture divides the substrate into multiple contact regions with different doping levels, allowing standard semiconductor fabrication processes to be used in each region. This segmentation enables cost-effective manufacturing by utilizing established process steps rather than requiring complex custom processes.
Solution Approach 2:
The invention varies doping concentration parameters across different substrate regions to achieve optimal charge drainage performance. By controlling doping levels as a key parameter, the architecture achieves effective charge management using standard variable-parameter fabrication processes, avoiding the need for expensive specialized manufacturing.
3Reliability
If conventional substrate contact architectures are used, then charge drainage is provided, but valuable substrate space is occupied
Solution Approach 1:
The substrate contact architecture merges charge drainage contacts with existing device structures. Contacts are positioned to serve dual purposes: providing electrical connection for charge drainage while also functioning as part of the device's electrical interconnect structure. This merging eliminates the need for separate dedicated charge drainage structures, conserving substrate space.
Solution Approach 2:
The contact architecture utilizes vertical dimensionality through multi-layer construction and depth variation in doping profiles. By extending charge drainage functionality into the vertical dimension rather than requiring additional lateral space, the architecture effectively drains charge from expanded device areas without increasing the substrate footprint.
4Productivity
If conventional substrate contact architectures are used, then charge drainage is provided, but satisfactory performance is not achieved
Solution Approach 1:
The substrate is divided into multiple contact regions with optimized doping concentrations positioned at specific locations. This segmentation creates multiple parallel charge drainage pathways, significantly improving overall charge drainage performance and effectiveness compared to conventional single-contact architectures.
Solution Approach 2:
Different regions of the substrate are equipped with contacts optimized for their local charge generation characteristics. Regions with high charge generation rates receive contacts with lower resistance, while regions with lower charge generation receive contacts optimized for selective collection. This local optimization dramatically improves charge drainage performance across the entire substrate.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The subtap architecture effectively reduces charge buildup, maintaining transistor performance with reduced complexity and cost, and occupies less space, thereby addressing the challenges of parasitic lateral bipolar transistor formation.
Implementation Method 1
a lightly-doped drift region electrically connected to a heavily-doped contact region
Implementation Method 2
a junction between the lightly-doped drift region and the heavily-doped contact region
Data Source
AI summary
Edges of a first conductive layer (104) and a silicate glass layer (106) extend adjacent one another along a via (164) extending to a semiconductor substrate (41). An electrical conductor (112/114) extends through the via (164) into contact with the semiconductor substrate (41).