Sub-threshold Reference Voltage Circuit for Low Power
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Energy-constrained applications, such as implantable sensors, require low power consumption to maintain long battery life, especially when continuously active and transmitting location information wirelessly, as existing methods fail to minimize power usage effectively.
Innovation Solution
A terminal device with a reference voltage circuit driven by ultra-low power using sub-threshold current operations, employing a first and second current bias circuit with NMOS transistors and an amplifier to generate and output a reference voltage, enabling efficient power management and communication.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Use of energy by moving object
If conventional reference voltage circuits are used, then the circuit can generate reference voltage, but the power consumption is high which reduces battery life
Solution Approach 1:
The patent changes the operating parameters of NMOS transistors by applying sub-threshold gate voltages (below the threshold voltage Vth) to reduce power consumption. The circuit operates in the sub-threshold region where current flow is exponentially suppressed, achieving ultra-low power consumption while maintaining reference voltage generation functionality.
Solution Approach 2:
The patent employs periodic switching of the reference voltage circuit between active and standby modes. During standby, the circuit enters sub-threshold operation or complete shutdown, and during active periods, it generates reference voltage when needed. This periodic operation pattern minimizes average power consumption while ensuring functionality when required.
2Reliability
If the terminal device is continuously turned on to provide location information, then communication functionality is maintained, but power consumption increases
Solution Approach 1:
The patent implements dynamic power management where the reference voltage circuit adapts its operation mode based on system state. The circuit can dynamically switch between full operation, sub-threshold operation, and complete shutdown, adjusting its power consumption level to match the actual communication needs while maintaining reliability when active.
Solution Approach 2:
The patent prepares the reference voltage circuit for rapid activation by maintaining it in a standby state with sub-threshold biasing. This preliminary preparation allows the circuit to quickly transition from ultra-low power standby to full operation when communication is needed, ensuring reliable functionality without requiring continuous full-power operation.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution achieves ultra-low power consumption, suitable for energy-constrained applications, allowing the terminal device to maintain continuous operation and extended battery life while transmitting information efficiently.
Implementation Method 1
the plurality of NMOS transistors being connected to the second node and configured to perform a sub-threshold operation based on a first voltage of the first node so that a second voltage is generated at the second node
Data Source
AI summary
A reference voltage circuit is provided. The reference voltage circuit includes a first current bias circuit including a first node; a second current bias circuit including a plurality of NMOS transistors and a second node, and an amplifier configured to output a reference voltage having same value as the second voltage. The plurality of NMOS transistors include a first NMOS transistor and a second NMOS transistor, the first NMOS transistor is connected to the first node, and the plurality of NMOS transistors are connected to the second node and configured to perform a sub-threshold operation based on a first voltage of the first node so that a second voltage is generated at the second node.