Superconducting Interconnect and Transformer Layout for Dense IC Routing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Integrated circuit (IC) designs face challenges with excessive area consumption, large return path loops, inability to scale to smaller feature sizes, and complexity in placement and routing due to interconnects, inductors, and power architectures in complementary metal-oxide semiconductor (CMOS) and superconducting electronics (SCE), which degrade GND planes and limit the number of gates that can be implemented.
Innovation Solution
Implementing metal features rotated by 90°, using smaller widths and maintaining GND planes in the same layer as PTLs or inductors, and creating transformers on the same metal layer to reduce area usage and enable scaling to smaller feature sizes while maintaining desired impedances.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of moving object
If traditional interconnect structures are used in CMOS and SCE circuits, then the circuits can be implemented with standard designs, but the area consumption increases and the feature sizes cannot be scaled down
Solution Approach 1:
The patent applies dimensionality change by transitioning from planar (2D) interconnect structures to three-dimensional (3D) structures with vertical components. The interconnects extend in the vertical dimension through multiple metal layers, allowing current to flow vertically rather than only horizontally. This enables compact footprints while maintaining electrical performance, resolving the contradiction between area consumption and scaling capability.
Solution Approach 2:
The patent implements nesting by placing multiple interconnect structures within vertically stacked metal layers. The interconnects are nested across different layers with dielectric materials between them, creating a compact three-dimensional arrangement. This nested structure allows multiple functional elements to occupy overlapping horizontal spaces at different vertical levels, reducing overall area consumption while enabling continued scaling.
2Manufacturing precision
If larger interconnect structures are used to maintain desired impedances, then impedance control is achieved, but the area consumption increases
Solution Approach 1:
The patent uses vertical extension of interconnects through multiple metal layers to achieve the necessary impedance characteristics without increasing horizontal footprint. By controlling the vertical dimensions (height, spacing between layers) and cross-sectional area, the impedance can be precisely controlled while maintaining compact area consumption.
Solution Approach 2:
The patent controls impedance by adjusting multiple geometric parameters including the cross-sectional area of conductors, spacing between metal layers, height of vertical interconnects, and dielectric material properties. By optimizing these parameters, desired impedance values are achieved without requiring large horizontal dimensions, thus reducing area consumption while maintaining manufacturing precision for impedance control.
3Reliability
If separate layers are used for GND planes and PTLs, then electrical isolation is achieved, but the routing complexity increases
Solution Approach 1:
The patent merges the GND plane and PTL functions into the same metal layer by creating a planar structure where the PTL is formed with a specific cross-sectional geometry that provides both signal transmission and reference ground functionality. This integration reduces the number of required metal layers and simplifies routing complexity while maintaining electrical isolation through precise geometric control and dielectric spacing.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach increases integration density, improves GND plane integrity, achieves desired impedances with smaller feature sizes, simplifies routing, and allows interconnects, inductors, and transformers to scale with standard cells, reducing flux trapping issues.
Implementation Method 1
The first superconducting structure and the second superconducting structure may be made of niobium, aluminum, or lead
Data Source
AI summary
A structure may include a set of metal layers disposed on a substrate layer, where a dielectric material is disposed between adjacent metal layers in the set of metal layers. The structure may include a first superconducting structure and a second superconducting structure created in a metal layer selected from the set of metal layers. The first superconducting structure may have a first length along a first direction which is parallel to a primary routing direction of the metal layer, a second length along a second direction which is parallel to the substrate layer and perpendicular to the first direction, and a third length along a third direction which is directed away from the substrate layer and perpendicular to the first direction and the second direction. The third length may be greater than the second length.