Modular Superconducting Processor Network with Packet Routers

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current superconducting quantum computers face challenges in maintaining qubit coherence over extended periods, which hampers the practical implementation of circuit model quantum computers, and existing approaches to quantum computation do not effectively address the need for scalable and efficient processing.

Innovation Solution

A modular computer system utilizing multiple superconducting processors with a communication protocol that employs superconducting packet routers to program and interconnect superconducting programmable devices, enabling high processor packing density and efficient data transmission within a refrigeration system, such as a dilution refrigerator.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If multiple superconducting processors are implemented in a system, then processing power and scalability are improved, but system complexity and difficulty of control increase

Engineering Contradiction:
Improveprocessing powerVSAvoidsystem complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The system is divided into multiple independent superconducting processor chips, each capable of autonomous operation. This segmentation allows parallel processing while maintaining individual processor simplicity, resolving the contradiction between system productivity and device complexity

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

A communication network with packet routers serves as an intermediary between multiple processors, enabling coordinated operation without direct complex interconnections. This mediator layer simplifies control while maintaining high processing power through parallel operations

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If qubit coherence time is extended, then computational accuracy is improved, but system operational duration requirements increase

Engineering Contradiction:
Improvecomputational accuracyVSAvoidoperational duration
Core Design Contradiction:
ReliabilityVSDuration of action of moving object

Solution Approach 1:

Computation is divided into segments distributed across multiple processors, each operating within shorter coherence time windows. This allows the system to achieve high computational accuracy through parallel processing while individual qubits don't need to maintain coherence for extended durations

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The system maintains continuous computational progress through parallel processing across multiple processors. Even as individual qubit coherence periods expire, other qubits continue computing, ensuring continuous useful action without requiring any single qubit to maintain coherence indefinitely

Inventive Principle:
Principle #20Continuity of useful action

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This configuration allows for increased performance by enabling parallel processing and flexible implementation of multiple superconducting processors, improving coherence times and scalability, thus overcoming the limitations of single-processor systems and enhancing computational efficiency.

Implementation Method 1

Systems, methods, and apparatus for controlling the elements of superconducting processors

Methodology Applied
Scientific EffectSuperconductivity: Superconductivity

Implementation Method 2

a communication network that establishes a communication path between the data programming system and at least one of the superconducting programmable device

Methodology Applied
Scientific EffectElectrical signal transmission: Conduction (electrical)

Data Source

PatentUS9699266B2Systems, methods, and apparatus for controlling the elements of superconducting processors
Publication Date: 2017.07.04 D WAVE SYSTEMS INC
  • US9699266B2 patent drawing
  • US9699266B2 patent drawing
  • US9699266B2 patent drawing

AI summary

A computer system employs a network that between a data programming system and one or more superconducting programmable devices of a superconducting processor chip. Routers on the network, such as first-, second- and third-stage routers direct communications with the superconducting programmable devices. A superconducting memory register may load data signals received from a first-stage router into corresponding superconducting programmable devices. The system may employ additional superconducting chips, first-, second- or third-stage routers.