Ultralow Power SWCNT CMOS Logic Circuits
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current transistors and logic circuits face significant challenges in achieving ultralow power consumption, with previous studies failing to adequately address this issue in complementary metal-oxide-semiconductor (CMOS) devices using carbon nanotubes.
Innovation Solution
The development of CMOS logic devices utilizing single-walled carbon nanotubes (SWCNTs) with local metallic gate structures and benzyl viologen doping, which enables the creation of p-type and n-type thin-film transistors with well-separated and symmetric threshold voltages, resulting in sub-nanowatt static power consumption and full rail-to-rail voltage transfer characteristics.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Use of energy by moving object
If conventional transistors and logic circuits are used, then current technology is available, but power consumption is significant and cannot be reduced to ultralow levels
Solution Approach 1:
The patent changes the material parameter from conventional semiconductor materials to single-walled carbon nanotubes (SWCNTs), which enable well-separated and symmetric threshold voltages for p-type and n-type transistors. This material parameter change achieves ultralow power consumption (sub-nanowatt static power) while maintaining reliable threshold voltage separation, directly resolving the contradiction between energy efficiency and device reliability.
2Use of energy by moving object
If carbon nanotubes are used to reduce power consumption, then energy efficiency improves, but device complexity increases due to need for specific gate structures and doping
Solution Approach 1:
The patent applies segmentation by dividing the gate structure into local metallic gates for p-type transistors and separately doped n-type transistors. This segmentation allows independent optimization of threshold voltages for each transistor type, achieving well-separated and symmetric threshold voltages that enable ultralow static power consumption while managing the complexity through modular device architecture.
Solution Approach 2:
The patent implements local quality by applying benzyl viologen doping specifically to n-type carbon nanotube transistors while leaving p-type transistors undoped or differently treated. This localized chemical modification creates the necessary threshold voltage separation only where needed, reducing overall device complexity compared to uniform modification approaches while achieving sub-nanowatt static power consumption.
3Use of energy by moving object
If SWCNTs with local metallic gates and benzyl viologen doping are used, then sub-nanowatt power consumption is achieved, but manufacturing precision requirements increase
Solution Approach 1:
The patent changes the linear tube density parameter to approximately 18 nanotubes/μm, which optimizes the balance between achieving sub-nanowatt static power consumption and managing manufacturing precision requirements. This specific density parameter enables sufficient threshold voltage separation and symmetric characteristics while being achievable with current fabrication techniques, resolving the contradiction between ultra-low power performance and manufacturability.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enables CMOS logic circuits with sub-nanowatt static power consumption, high gain, and excellent noise immunity, suitable for logic gate cascading and large-scale integration, while maintaining mechanical flexibility and chemical stability.
Implementation Method 1
each of the at least one NMOS TFT is chemically doped with benzyl viologen
Data Source
AI summary
A method of fabricating a CMOS logic device with SWCNTs includes forming a plurality of local metallic gate structures on a substrate by depositing a metal on the substrate; forming a plurality of contacts on the substrate; and depositing the SWCNTs on the substrate, and doping a certain area of the SWCNTs to form the CMOS logic device having at least one NMOS transistor and at least one PMOS transistor. Each of the NMOS and PMOS transistors has a gate formed by one of the local metallic gate structures, and a source and a drain formed by two of the contacts respectively. The gate of each PMOS transistor and the gate of each NMOS transistor are configured to alternatively receive at least one input voltage. At least one of the drain of the PMOS transistor and the drain of the NMOS transistor is configured to output an output voltage.