Network Switch Bypass Module for Packet Routing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In network switches, the existing routing mechanisms can be inefficient when packets need to be transmitted between port modules that share a common header format, as they often require involvement from the switch core module, leading to increased processing burden and reduced bandwidth.
Innovation Solution
A bypass module is introduced that selectively routes data packets between two port modules directly, bypassing the switch core module when packets share a common header format, utilizing a multiplexer and bypass control inputs to manage communication interfaces such as MII, GMII, and XGMII, allowing direct routing without switch core intervention.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If packets are routed through the switch core module, then routing flexibility and address updating are improved, but processing burden and latency increase
Solution Approach 1:
The patent segments the routing function into two paths: a fast path for packets with common header formats that bypass the switch core module, and a standard path for other packets that go through the switch core module. This segmentation allows packets to be routed through different paths based on their requirements, reducing latency for packets that don't need complex processing while maintaining routing flexibility for packets that do.
Solution Approach 2:
The patent introduces a bypass control mechanism as an intermediary that determines whether packets should take the fast bypass path or the standard switch core path. This intermediary component analyzes packet characteristics and directs them to the appropriate routing path, enabling the system to maintain adaptability while reducing processing time for suitable packets.
2Device complexity
If all packets go through the switch core module, then routing control is centralized and manageable, but bandwidth efficiency decreases
Solution Approach 1:
The patent divides the packet routing into segmented paths: packets with common header formats are segmented into a fast path that bypasses the switch core module, while other packets continue through the centralized switch core. This segmentation improves bandwidth efficiency by allowing simultaneous processing of different packet types through different paths while maintaining manageable complexity through the bypass control mechanism.
3Reliability
If the switch core module processes all packets, then routing decisions are accurate and flexible, but processing burden increases
Solution Approach 1:
The patent applies partial action by having the bypass control mechanism perform a preliminary analysis of packets to identify those with common header formats. These packets receive partial processing (bypass routing) rather than full processing through the switch core module. This partial action maintains routing accuracy for packets that need it while reducing the processing burden on the switch core module by excluding packets that can use simpler bypass routing.
Data Source
AI summary
A network apparatus including a central processing unit, first physical layer devices, a second physical layer device, and a network switch. The network switch includes first ports communicating with the first physical layer devices; a second port communicating with the second physical layer device; and third and fourth ports communicating with the central processing unit over first and second media independent interfaces, respectively. The network switch includes a switch core module configured to route data packets between connected ports, including the first and third ports. The network switch includes a bypass switch configured to (i) in response to a first mode being selected, directly connect the second port and the fourth port, bypassing the switch core module, and (ii) in response to a second mode being selected, disconnect the second port from the fourth port and connect the second and fourth ports to the switch core module.