Network Switch Low Latency Path Bypassing Packet Queue

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Network switches introduce latency during data packet processing, which is undesirable for time-sensitive traffic, and existing solutions require dedicated switching circuits to achieve low latency transmission.

Innovation Solution

A network switch with a low latency transmission path that bypasses the packet queue and scheduler, using a collection module to analyze a portion of each data packet and determine if it should be transmitted over the low latency path, allowing for both low latency and standard transmission paths within a single switch.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of time

If data packets are transmitted through the standard packet queue and scheduler, then network switch can handle standard traffic, but latency increases for time-sensitive traffic

Engineering Contradiction:
ImprovelatencyVSAvoidswitching circuit complexity
Core Design Contradiction:
Loss of timeVSDevice complexity

Solution Approach 1:

The network switch is segmented into two distinct transmission paths: a standard path through the packet queue and scheduler for normal traffic, and a low latency path that bypasses the queue and scheduler for time-sensitive traffic. This segmentation allows the system to handle different traffic types with appropriate processing, reducing latency for critical packets without compromising overall network management capabilities.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

A classification mechanism acts as an intermediary between the ingress ports and the two transmission paths. This intermediary analyzes incoming packets and directs them to either the standard or low latency path based on packet characteristics, enabling intelligent routing without requiring complex dedicated switching circuits for all traffic.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Loss of time

If a dedicated switching circuit is added to provide low latency transmission path, then latency is reduced, but device complexity and cost increase

Engineering Contradiction:
ImprovelatencyVSAvoidswitching circuit complexity
Core Design Contradiction:
Loss of timeVSDevice complexity

Solution Approach 1:

The network switch fabric is designed to serve multiple functions: it handles both standard traffic through the packet queue and scheduler, and time-sensitive traffic through the low latency path. This multi-functionality eliminates the need for separate dedicated switching circuits, as the same fabric can dynamically serve different traffic types based on their requirements.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The low latency transmission capability is merged with the existing network switch fabric rather than being implemented as a separate dedicated circuit. By combining these functions in a single integrated switch, the system achieves low latency performance without the additional complexity and cost of independent switching circuits.

Inventive Principle:
Principle #5Merging (Combining)

3Device complexity

If the network switch uses a single transmission path for all traffic, then device complexity is reduced, but latency cannot be optimized for time-sensitive traffic

Engineering Contradiction:
Improveswitching circuit complexityVSAvoidlatency
Core Design Contradiction:
Device complexityVSLoss of time

Solution Approach 1:

The network switch implements dynamic path selection based on traffic characteristics. Rather than using a static single path for all traffic, the system dynamically routes packets through either the standard or low latency path depending on their timing requirements, achieving optimized latency performance without requiring completely separate static circuits for different traffic types.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS11658911B2System and method for low latency network switching
Publication Date: 2023.05.23 MICROCHIP TECHNOLOGY INC
  • US11658911B2 patent drawing
  • US11658911B2 patent drawing
  • US11658911B2 patent drawing

AI summary

A network switch and associated method of operation for establishing a low latency transmission path through the network which bypasses the packet queue and scheduler of the switch fabric. The network switch transmits each of a plurality of data packets to the identified destination egress port over the low latency transmission if the data packet is identified to be transmitted over the low latency transmission path from the ingress port to the destination egress port, and transmits the data packet to the destination egress port through the packet queue and scheduler if the data packet is not identified to be transmitted over the low latency transmission path from the ingress port to the destination egress ports.