Switch Port Reuse for External Buffer Network Configuration
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Network switches face challenges in efficiently managing large buffer sizes, as storing them entirely in internal memory becomes impractical beyond a certain size, leading to the need for an adaptable solution that can switch between on-chip and external buffer configurations to optimize memory usage and performance.
Innovation Solution
A System on Silicon (SoC) that can be programmed to operate in either an On-Chip-Buffer or External-Buffer configuration, where packets are buffered internally for small sizes and externally in High Bandwidth Memory (HBM) subsystems for larger sizes, with packet processing circuitry managing the distribution and prefetching to minimize congestion and optimize load balancing.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If large buffers are implemented using internal memory in network switches, then buffer capacity is increased, but device complexity and manufacturing impracticality increase beyond a certain size
Solution Approach 1:
The buffer memory is segmented into two distinct parts: internal on-chip buffer memory for small buffer size applications and external off-chip buffer memory for large buffer size applications. This segmentation allows the system to scale buffer capacity without proportionally increasing device complexity by utilizing separate memory resources.
Solution Approach 2:
The network switch is designed with multi-functionality to operate in two distinct modes: on-chip buffer mode and off-chip buffer mode. The same switch hardware can adaptively use either internal or external buffer memory based on configuration, making it universally applicable to both small and large buffer size requirements without requiring separate dedicated hardware for each scenario.
2Adaptability or versatility
If fixed buffer configuration is used in network switches, then device simplicity is maintained, but adaptability to different buffer size requirements is reduced
Solution Approach 1:
The buffer configuration is made dynamic and reconfigurable rather than fixed. The network switch can dynamically switch between on-chip buffer mode and off-chip buffer mode based on operational requirements. This dynamic adaptability allows the system to respond to different buffer size demands while maintaining a relatively simple base hardware architecture.
Solution Approach 2:
The network switch incorporates multi-functionality by designing the buffer subsystem to perform multiple functions: serving as internal buffer when configured for small buffer sizes and serving as external buffer interface when configured for large buffer sizes. This universal design achieves adaptability without proportionally increasing device complexity.
Data Source
AI summary
An Integrated Circuit (IC) includes multiple ports and packet processing circuitry. The ports are configured to serve as ingress ports and egress ports for receiving and transmitting packets from and to a communication network. The packet processing circuitry is configured to forward the packets between the ingress ports and the egress ports, to read an indication that specifies whether the IC is to operate in an internal buffer configuration or in an off-chip buffer configuration, when the indication specifies the internal buffer configuration, to buffer the packets internally to the IC, and, when the indication specifies the off-chip buffer configuration, to configure one or more of the ports for connecting to a memory system external to the IC, and for buffering at least some of the packets in the memory system, externally to the IC.