Switch Architecture Speculative Messaging Bandwidth Credit
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
High-speed data networks experience significant latency issues due to control loop delays in packet switching devices, affecting a substantial number of recipients despite the small percentage affected.
Innovation Solution
The switch architecture reduces control loop delay by implementing speculative messaging and accelerated bandwidth credit grants, allowing packets to be forwarded before full reception and utilizing a system credit pool with accelerated credits to pre-allocate bandwidth, thereby reducing latency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If store and forward packet switching is used to ensure reliable data delivery, then data integrity is improved, but latency increases due to control loop delays
Solution Approach 1:
The system performs preliminary actions by sending flow status messages and receiving bandwidth credit grants before the entire packet is received. The ingress logic can initiate the control loop process early, and packets are segmented so that leading edges can be forwarded once sufficient credit is available, without waiting for complete packet reception and processing.
Solution Approach 2:
The packet transmission process is segmented into independent units where the leading edge of a packet can be forwarded separately from the trailing edge. This allows different portions of the packet to be in different states of processing simultaneously, reducing the overall latency while maintaining data integrity through the store and forward mechanism for portions that require it.
2Reliability
If bandwidth credit grants are sent through traditional control loops, then bandwidth allocation reliability is improved, but control loop delay increases
Solution Approach 1:
Bandwidth credit grants are obtained in advance before packets need to be forwarded. The ingress logic sends flow status messages early in the packet reception process, and when bandwidth credit is available, packets can be forwarded immediately without waiting for the traditional control loop to complete, thus reducing control loop delay while maintaining allocation reliability.
Solution Approach 2:
The system monitors its own bandwidth credit status and autonomously decides when to forward packet leading edges based on available credit, without requiring continuous external control loop intervention. This self-service approach reduces dependency on external control loops and minimizes associated delays.
3Reliability
If packets are forwarded only after full reception, then data completeness is improved, but forwarding latency increases
Solution Approach 1:
The system initiates forwarding actions preliminarily by sending the leading edge of packets as soon as sufficient bandwidth credit is available, before the entire packet has been received. This preliminary forwarding reduces latency while the remaining packet data continues to be received and forwarded subsequently, ensuring data completeness is maintained.
Solution Approach 2:
Packets are effectively segmented into leading edges that can be forwarded early and trailing edges that follow. This segmentation allows the system to forward portions of data before complete reception, reducing forwarding latency while maintaining data completeness through systematic transmission of all packet portions.
Data Source
AI summary
Processing techniques in a network switch help reduce latency in the delivery of data packets to a recipient. The processing techniques include speculative flow status messaging, for example. The speculative flow status messaging may alert an egress tile or output port of an incoming packet before the incoming packet is fully received. The processing techniques may also include implementing a separate accelerated credit pool which provides controlled push capability for the ingress tile or input port to send packets to the egress tile or output port without waiting for a bandwidth credit from the egress tile or output port.